| /freebsd-13.1/contrib/llvm-project/llvm/include/llvm/Support/ |
| H A D | InstructionCost.h | 254 InstructionCost LHS2(LHS);
255 LHS2 += RHS;
256 return LHS2;
261 InstructionCost LHS2(LHS);
262 LHS2 -= RHS;
263 return LHS2;
268 InstructionCost LHS2(LHS);
269 LHS2 *= RHS;
270 return LHS2;
276 LHS2 /= RHS;
[all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineSelect.cpp | 2969 Value *LHS2, *RHS2; in visitSelectInst() local
2970 if (SelectPatternFlavor SPF2 = matchSelectPattern(LHS, LHS2, RHS2).Flavor) in visitSelectInst()
2971 if (Instruction *R = foldSPFofSPF(cast<Instruction>(LHS), SPF2, LHS2, in visitSelectInst()
2974 if (SelectPatternFlavor SPF2 = matchSelectPattern(RHS, LHS2, RHS2).Flavor) in visitSelectInst()
2975 if (Instruction *R = foldSPFofSPF(cast<Instruction>(RHS), SPF2, LHS2, in visitSelectInst()
|
| H A D | InstCombineCompares.cpp | 2752 Value *LHS2, *RHS2; in matchThreeWayIntCompare() local
2753 if (!match(UnequalVal, m_Select(m_ICmp(PredB, m_Value(LHS2), m_Value(RHS2)), in matchThreeWayIntCompare()
2758 if (LHS2 != LHS) { in matchThreeWayIntCompare()
2760 std::swap(LHS2, RHS2); in matchThreeWayIntCompare()
2763 if (LHS2 != LHS) in matchThreeWayIntCompare()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRISelLowering.cpp | 679 SDValue LHS2 = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i16, LHS_1, in getAVRCmp() local
706 Cmp = DAG.getNode(AVRISD::CMPC, DL, MVT::Glue, LHS2, RHS2, Cmp); in getAVRCmp()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | ValueTracking.cpp | 2830 const Value *LHS2 = nullptr, *RHS2 = nullptr; in isSignedMinMaxClamp() local
2831 SelectPatternFlavor SPF2 = matchSelectPattern(LHS, LHS2, RHS2).Flavor; in isSignedMinMaxClamp()
2841 In = LHS2; in isSignedMinMaxClamp()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 5572 SDValue LHS1, LHS2; in OptimizeVFPBrcond() local
5574 expandf64Toi32(LHS, DAG, LHS1, LHS2); in OptimizeVFPBrcond()
5576 LHS2 = DAG.getNode(ISD::AND, dl, MVT::i32, LHS2, Mask); in OptimizeVFPBrcond()
5581 SDValue Ops[] = { Chain, ARMcc, LHS1, LHS2, RHS1, RHS2, Dest }; in OptimizeVFPBrcond()
11780 Register LHS2 = MI.getOperand(2).getReg(); in EmitInstrWithCustomInserter() local
11787 .addReg(LHS2).addImm(0) in EmitInstrWithCustomInserter()
11797 .addReg(LHS2).addReg(RHS2) in EmitInstrWithCustomInserter()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 6084 SDValue LHS1, LHS2; in splitVectorIntBinary() local
6085 std::tie(LHS1, LHS2) = splitVector(Op.getOperand(0), DAG, dl); in splitVectorIntBinary()
6095 DAG.getNode(Op.getOpcode(), dl, HiVT, LHS2, RHS2)); in splitVectorIntBinary()
22905 SDValue LHS1, LHS2; in splitIntVSETCC() local
22906 std::tie(LHS1, LHS2) = splitVector(LHS, DAG, dl); in splitIntVSETCC()
22917 DAG.getNode(ISD::SETCC, dl, HiVT, LHS2, RHS2, CC)); in splitIntVSETCC()
|