| /freebsd-13.1/contrib/llvm-project/compiler-rt/lib/xray/ |
| H A D | xray_trampoline_AArch64.S | 48 LDP X8, X0, [SP], #16 49 LDP Q6, Q7, [SP], #32 50 LDP Q4, Q5, [SP], #32 51 LDP Q2, Q3, [SP], #32 52 LDP Q0, Q1, [SP], #32 53 LDP X7, X30, [SP], #16 54 LDP X5, X6, [SP], #16 55 LDP X3, X4, [SP], #16 56 LDP X1, X2, [SP], #16 100 LDP X8, X0, [SP], #16 [all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | LoopDataPrefetch.cpp | 181 LoopDataPrefetch LDP(AC, DT, LI, SE, TTI, ORE); in run() local 182 bool Changed = LDP.run(); in run() 208 LoopDataPrefetch LDP(AC, DT, LI, SE, TTI, ORE); in runOnFunction() local 209 return LDP.run(); in runOnFunction()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64Schedule.td | 61 // LDP,LDPSW,LDNP,LDXP,LDAXP
|
| H A D | AArch64FalkorHWPFFix.cpp | 133 FalkorMarkStridedAccesses LDP(LI, SE); in runOnFunction() local 134 return LDP.run(); in runOnFunction()
|
| H A D | AArch64SchedTSV110.td | 427 def : InstRW<[TSV110Wr_4cyc_1LdSt, WriteLDHi], (instregex "^LDP(W|X)i$")>; 428 def : InstRW<[TSV110Wr_4cyc_1LdSt_1ALUAB, WriteLDHi, WriteAdr],(instregex "^LDP(W|X)(post|pre)$")>; 503 def : InstRW<[TSV110Wr_5cyc_1LdSt, WriteLDHi, WriteAdr], (instregex "^LDP[DQS](post|pre)")>;
|
| H A D | AArch64SchedFalkorDetails.td | 1106 (instregex "LDP(D|S)i$")>; 1108 (instregex "LDP(D|S)(pre|post)$")>; 1170 (instregex "^LDP(W|X)i$")>; 1172 (instregex "^LDP(W|X)(post|pre)$")>;
|
| H A D | AArch64SchedExynosM4.td | 614 WriteAdr], (instregex "^LDP(SW|W|X)(post|pre)")>; 695 WriteAdr], (instregex "^LDP[SD]post")>; 701 WriteAdr], (instregex "^LDP[SD]pre")>;
|
| H A D | AArch64SchedExynosM3.td | 517 WriteAdr], (instregex "^LDP(SW|W|X)(post|pre)")>; 580 WriteAdr], (instregex "^LDP[DS](post|pre)")>;
|
| H A D | AArch64SchedA55.td | 237 def : InstRW<[CortexA55WriteVLD1,CortexA55WriteLDP2], (instregex "LDP(X|D)")>;
|
| H A D | AArch64SchedExynosM5.td | 671 WriteAdr], (instregex "^LDP(SW|W|X)(post|pre)")>; 751 WriteAdr], (instregex "^LDP[SD](post|pre)")>;
|
| H A D | AArch64ISelLowering.h | 442 LDP, enumerator
|
| H A D | AArch64SchedThunderX3T110.td | 323 // Load vector pair, immed offset, Q-form [LDP/LDNP]. 333 // Load vector pair, immed offset, S/D-form [LDP/LDNP]. 870 // LDP only breaks into *one* LS micro-op. Thus
|
| H A D | AArch64SchedCyclone.td | 269 // LDP high register write is fused with the load, but a nop micro-op remains.
|
| H A D | AArch64SchedKryoDetails.td | 1420 (instregex "LDP(D|S)(post|pre)")>; 1432 (instregex "LDP(W|X)(post|pre)")>;
|
| H A D | AArch64SchedThunderX2T99.td | 611 // LDP only breaks into *one* LS micro-op. Thus
|
| H A D | AArch64SchedA64FX.td | 1000 // LDP only breaks into *one* LS micro-op. Thus
|
| H A D | AArch64ISelLowering.cpp | 2160 MAKE_CASE(AArch64ISD::LDP) in getTargetNodeName() 17304 AArch64ISD::LDP, SDLoc(N), in ReplaceNodeResults()
|
| H A D | AArch64InstrInfo.td | 614 def AArch64ldp : SDNode<"AArch64ISD::LDP", SDT_AArch64ldp, [SDNPHasChain, SDNPMayLoad, SDNPMemOpera…
|
| /freebsd-13.1/sys/contrib/device-tree/src/arm/ |
| H A D | omap3-ldp.dts | 12 model = "TI OMAP3430 LDP (Zoom1 Labrador)";
|
| /freebsd-13.1/contrib/sendmail/contrib/ |
| H A D | mail.local.linux | 157 MGD)7J"YY,3`*1LDP`LI**`*+5&-TG2*YLHK(3?P3"7KE!L@BQJ)+CD`/2`!>
|
| /freebsd-13.1/contrib/tcpdump/ |
| H A D | CHANGES | 10 CVE-2018-14461 (LDP) 737 LDP over TCP
|
| /freebsd-13.1/contrib/file/magic/Magdir/ |
| H A D | msdos | 1349 # ftp://ftp.iitb.ac.in/LDP/en/NLM-HOWTO/NLM-HOWTO-single.html
|