Searched refs:IsInc (Results 1 – 8 of 8) sorted by relevance
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.h | 179 bool IsInc) const;
|
| H A D | AMDGPULegalizerInfo.cpp | 4013 bool IsInc) const { in legalizeAtomicIncDec()
4014 unsigned Opc = IsInc ? AMDGPU::G_AMDGPU_ATOMIC_INC : in legalizeAtomicIncDec()
|
| /freebsd-13.1/contrib/llvm-project/clang/lib/CodeGen/ |
| H A D | CGExprScalar.cpp | 604 bool IsInc);
2400 llvm::Value *InVal, bool IsInc, in createBinOpInfoFromIncDec() argument
2406 BinOp.Opcode = IsInc ? BO_Add : BO_Sub; in createBinOpInfoFromIncDec()
2413 const UnaryOperator *E, llvm::Value *InVal, bool IsInc) { in EmitIncDecConsiderOverflowBehavior() argument
2415 llvm::ConstantInt::get(InVal->getType(), IsInc ? 1 : -1, true); in EmitIncDecConsiderOverflowBehavior()
2416 StringRef Name = IsInc ? "inc" : "dec"; in EmitIncDecConsiderOverflowBehavior()
2428 E, InVal, IsInc, E->getFPFeaturesInEffect(CGF.getLangOpts()))); in EmitIncDecConsiderOverflowBehavior()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelDAGToDAGHVX.cpp | 2180 bool IsInc = I == E-1 || SwapElems[I] < SwapElems[I+1]; in perfect() local
2183 while (++I < E-1 && IsInc == (SwapElems[I] < SwapElems[I+1])) in perfect()
2193 Res.Opc = IsInc ? Hexagon::V6_vshuffvdd : Hexagon::V6_vdealvdd; in perfect()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 1071 ISD::MemIndexedMode &AM, bool &IsInc,
|
| H A D | AArch64ISelLowering.cpp | 16990 bool &IsInc, in getIndexedAddressParts() argument
17004 IsInc = (Op->getOpcode() == ISD::ADD); in getIndexedAddressParts()
17026 bool IsInc; in getPreIndexedAddressParts() local
17027 if (!getIndexedAddressParts(Ptr.getNode(), Base, Offset, AM, IsInc, DAG)) in getPreIndexedAddressParts()
17029 AM = IsInc ? ISD::PRE_INC : ISD::PRE_DEC; in getPreIndexedAddressParts()
17047 bool IsInc; in getPostIndexedAddressParts() local
17048 if (!getIndexedAddressParts(Op, Base, Offset, AM, IsInc, DAG)) in getPostIndexedAddressParts()
17054 AM = IsInc ? ISD::POST_INC : ISD::POST_DEC; in getPostIndexedAddressParts()
|
| /freebsd-13.1/contrib/llvm-project/clang/lib/Sema/ |
| H A D | SemaExpr.cpp | 13366 bool IsInc, bool IsPrefix) { in CheckIncrementDecrementOperand() argument
13381 if (!IsInc) { in CheckIncrementDecrementOperand()
13391 S.Diag(OpLoc, diag::err_increment_decrement_enum) << IsInc << ResType; in CheckIncrementDecrementOperand()
13413 IsInc, IsPrefix); in CheckIncrementDecrementOperand()
13425 << ResType << int(IsInc) << Op->getSourceRange(); in CheckIncrementDecrementOperand()
13436 << IsInc << ResType; in CheckIncrementDecrementOperand()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 22946 static SDValue incDecVectorConstant(SDValue V, SelectionDAG &DAG, bool IsInc) { in incDecVectorConstant() argument
22963 if ((IsInc && EltC.isMaxValue()) || (!IsInc && EltC.isNullValue())) in incDecVectorConstant()
22966 NewVecC.push_back(DAG.getConstant(EltC + (IsInc ? 1 : -1), DL, EltVT)); in incDecVectorConstant()
|