| /freebsd-13.1/sys/contrib/device-tree/Bindings/iio/adc/ |
| H A D | palmas-gpadc.txt | 6 2 GP 8 4 GP 9 5 GP
|
| /freebsd-13.1/sys/contrib/device-tree/src/arm/ |
| H A D | meson8b-ec100.dts | 106 * Silergy SY6288CCAC-GP 2A Power Distribution Switch. 147 * Silergy SY8089AAC-GP 2A continuous, 3A peak, 1MHz 167 * ABLIC S-1339D18-M5001-GP 180 * Silergy SY8089AAC-GP 2A continuous, 3A peak, 1MHz 195 * Silergy SY8089AAC-GP 2A continuous, 3A peak, 1MHz 213 * Global Mixed-mode Technology Inc. G918T12U-GP 230 * Silergy SY8089AAC-GP 2A continuous, 3A peak, 1MHz
|
| H A D | armada-395-gp.dts | 3 * Device Tree file for Marvell Armada 395 GP board 14 model = "Marvell Armada 395 GP Board";
|
| H A D | armada-388-gp.dts | 4 * (RD-88F6820-GP) 16 model = "Marvell Armada 388 DB-88F6820-GP"; 177 * A388-GP board v1.5 and higher replace
|
| H A D | armada-xp-gp.dts | 4 * (DB-MV784MP-GP) 27 model = "Marvell Armada XP Development Board DB-MV784MP-GP";
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARC/ |
| H A D | ARCRegisterInfo.td | 58 def GP : Core<26, "%gp",["%r26"]>, DwarfRegNum<[26]>; 73 R20, R21, R22, R23, R24, R25, GP, FP, SP, ILINK, R30, BLINK)>;
|
| H A D | ARCCallingConv.td | 40 def CSR_ARC : CalleeSavedRegs<(add (sequence "R%u", 13, 25), GP, FP)>;
|
| /freebsd-13.1/sys/contrib/device-tree/Bindings/soc/ti/ |
| H A D | k3-ringacc.txt | 26 - ti,sci-rm-range-gp-rings : TI-SCI RM subtype for GP ring range 46 ti,sci-rm-range-gp-rings = <0x2>; /* GP ring range */
|
| H A D | k3-ringacc.yaml | 55 description: TI-SCI RM subtype for GP ring range 96 ti,sci-rm-range-gp-rings = <0x2>; /* GP ring range */
|
| /freebsd-13.1/share/syscons/fonts/ |
| H A D | iso05-8x14.fnt | 73 M``````!\QL#`QGP``````````'Y:&!@8&```````````QL;&QL9^!GP````` 82 =````*!``QL;&QL9^!GP```````#&QL;^.#@`````
|
| H A D | swiss-1251-8x16.fnt | 44 M`'S`<!P&!GP````````0,##\,#`P,#`<````````````QL;&QL;&?``````` 70 M!@8&!@8&QL9\``!\QL#`8#@,!@;&?````````````'S`<!P&!GP``````&9F
|
| H A D | iso-thin-8x16.fnt | 38 M0D)"0GP````````````\0D!`0$(\`````````@("/D)"0D)"/@``````````
|
| H A D | iso05-8x8.fnt | 45 M8&!\9GP```!\!CX&?````,[;^]O.````/F8^-F8`BLWJN)N(BP`D`#QF?F`\
|
| H A D | iso08-8x16.fnt | 65 MLJJJ@GP```````#_````````````````````.&QL.```````````````````
|
| H A D | iso15-thin-8x16.fnt | 38 M0D)"0GP````````````\0D!`0$(\`````````@("/D)"0D)"/@``````````
|
| H A D | koi8-u-8x8.fnt | 41 M/````-M^/'[;````?&9\9GP```!@8'QF?````,;&]M[V````/&8,9CP```#;
|
| /freebsd-13.1/lib/libc/mips/gen/ |
| H A D | _setjmp.S | 193 * our caller's GP.
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsRegisterInfo.cpp | 177 Reserved.set(Mips::GP); in getReservedRegs() 235 Reserved.set(Mips::GP); in getReservedRegs()
|
| H A D | MipsRegisterInfo.td | 115 def GP : MipsGPRReg< 28, "gp">, DwarfRegNum<[28]>; 149 def GP_64 : Mips64GPRReg< 28, "gp", [GP]>, DwarfRegNum<[28]>; 294 K0, K1, GP, SP, FP, RA)>; 314 K0, K1, GP, SP, FP, RA)>; 492 def GP32 : RegisterClass<"Mips", [i32], 32, (add GP)>, Unallocatable;
|
| /freebsd-13.1/sys/mips/mips/ |
| H A D | exception.S | 289 SAVE_REG(gp, GP, sp) ;\ 359 RESTORE_REG(gp, GP, sp) ;\ 462 SAVE_U_PCB_REG(gp, GP, k1) 474 PTR_LA gp, _C_LABEL(_gp) # switch to kernel GP 552 RESTORE_U_PCB_REG(gp, GP, k1) 713 SAVE_U_PCB_REG(gp, GP, k1) 740 PTR_LA gp, _C_LABEL(_gp) # switch to kernel GP 832 RESTORE_U_PCB_REG(gp, GP, k1)
|
| /freebsd-13.1/sys/mips/include/ |
| H A D | regnum.h | 95 #define GP 28 macro
|
| /freebsd-13.1/sys/contrib/device-tree/src/arm64/ti/ |
| H A D | k3-am65-mcu.dtsi | 137 ti,sci-rm-range-gp-rings = <0x1>; /* GP ring range */ 161 ti,sci-rm-range-rflow = <0x0>; /* GP RFLOW */
|
| H A D | k3-j721e-mcu-wakeup.dtsi | 270 ti,sci-rm-range-gp-rings = <0x1>; /* GP ring range */ 293 ti,sci-rm-range-rflow = <0x00>; /* GP RFLOW */
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Mips/MCTargetDesc/ |
| H A D | MipsABIInfo.cpp | 86 return ArePtrs64bit() ? Mips::GP_64 : Mips::GP; in GetGlobalPtr()
|
| /freebsd-13.1/stand/i386/btx/btx/ |
| H A D | btx.S | 337 push $0xd # Int 0xd: #GP 653 leal -0x18(%esi),%edi # Kernel stack GP regs 655 movl $MEM_ESPR-0x0c,%esi # Real mode stack GP regs 656 movl $8,%ecx # Copy GP regs from
|