| /freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 915 FSINCOS, enumerator
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 202 case ISD::FSINCOS: return "fsincos"; in getOperationName()
|
| H A D | LegalizeDAG.cpp | 2206 if (User->getOpcode() == OtherOpcode || User->getOpcode() == ISD::FSINCOS) in useSinCos()
3146 if ((TLI.isOperationLegalOrCustom(ISD::FSINCOS, VT) || in ExpandNode()
3150 Tmp1 = DAG.getNode(ISD::FSINCOS, dl, VTs, Node->getOperand(0)); in ExpandNode()
3960 case ISD::FSINCOS: in ConvertNodeToLibcall()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ScheduleAtom.td | 893 def : InstRW<[AtomWrite01_174], (instrs FSINCOS, FSIN, FCOS)>;
|
| H A D | X86InstrFPStack.td | 755 def FSINCOS : I<0xD9, MRM_FB, (outs), (ins), "fsincos", []>;
|
| H A D | X86ISelLowering.cpp | 584 setOperationAction(ISD::FSINCOS, VT, Expand); in X86TargetLowering()
616 setOperationAction(ISD::FSINCOS, MVT::f32, Expand); in X86TargetLowering()
622 setOperationAction(ISD::FSINCOS, MVT::f64, Expand); in X86TargetLowering()
637 setOperationAction(ISD::FSINCOS, VT, Expand); in X86TargetLowering()
703 setOperationAction(ISD::FSINCOS, MVT::f80, Expand); in X86TargetLowering()
754 setOperationAction(ISD::FSINCOS, MVT::f128, LibCall); in X86TargetLowering()
805 setOperationAction(ISD::FSINCOS, VT, Expand); in X86TargetLowering()
1977 setOperationAction(ISD::FSINCOS, MVT::f64, Custom); in X86TargetLowering()
1978 setOperationAction(ISD::FSINCOS, MVT::f32, Custom); in X86TargetLowering()
30567 case ISD::FSINCOS: return LowerFSINCOS(Op, Subtarget, DAG); in LowerOperation()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | SparcISelLowering.cpp | 1630 setOperationAction(ISD::FSINCOS, MVT::f128, Expand); in SparcTargetLowering()
1635 setOperationAction(ISD::FSINCOS, MVT::f64, Expand); in SparcTargetLowering()
1640 setOperationAction(ISD::FSINCOS, MVT::f32, Expand); in SparcTargetLowering()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 360 setOperationAction(ISD::FSINCOS, VT, Expand); in AArch64TargetLowering()
436 setOperationAction(ISD::FSINCOS, MVT::f128, Expand); in AArch64TargetLowering()
595 setOperationAction(ISD::FSINCOS, MVT::f16, Promote); in AArch64TargetLowering()
596 setOperationAction(ISD::FSINCOS, MVT::v4f16, Expand); in AArch64TargetLowering()
597 setOperationAction(ISD::FSINCOS, MVT::v8f16, Expand); in AArch64TargetLowering()
807 setOperationAction(ISD::FSINCOS, MVT::f64, Custom); in AArch64TargetLowering()
808 setOperationAction(ISD::FSINCOS, MVT::f32, Custom); in AArch64TargetLowering()
810 setOperationAction(ISD::FSINCOS, MVT::f64, Expand); in AArch64TargetLowering()
811 setOperationAction(ISD::FSINCOS, MVT::f32, Expand); in AArch64TargetLowering()
984 setOperationAction(ISD::FSINCOS, MVT::v1f64, Expand); in AArch64TargetLowering()
[all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 1596 {ISD::FDIV, ISD::FREM, ISD::FSQRT, ISD::FSIN, ISD::FCOS, ISD::FSINCOS, in HexagonTargetLowering()
1645 ISD::FMINNUM, ISD::FMAXNUM, ISD::FSINCOS, in HexagonTargetLowering()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 120 {ISD::FSIN, ISD::FCOS, ISD::FSINCOS, ISD::FPOW, ISD::FREM, ISD::FMA}) in WebAssemblyTargetLowering()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 437 setOperationAction(ISD::FSINCOS, MVT::f32, Expand); in MipsTargetLowering()
438 setOperationAction(ISD::FSINCOS, MVT::f64, Expand); in MipsTargetLowering()
|
| H A D | MipsSEISelLowering.cpp | 150 setOperationAction(ISD::FSINCOS, MVT::f16, Promote); in MipsSETargetLowering()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 1395 setOperationAction(ISD::FSINCOS, MVT::f64, Expand); in ARMTargetLowering()
1396 setOperationAction(ISD::FSINCOS, MVT::f32, Expand); in ARMTargetLowering()
1438 setOperationAction(ISD::FSINCOS, MVT::f64, Custom); in ARMTargetLowering()
1439 setOperationAction(ISD::FSINCOS, MVT::f32, Custom); in ARMTargetLowering()
1477 setOperationAction(ISD::FSINCOS, MVT::f16, Promote); in ARMTargetLowering()
10218 case ISD::FSINCOS: return LowerFSINCOS(Op, DAG); in LowerOperation()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 374 setOperationAction(ISD::FSINCOS, MVT::f64, Expand); in PPCTargetLowering()
379 setOperationAction(ISD::FSINCOS, MVT::f32, Expand); in PPCTargetLowering()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 467 setOperationAction(ISD::FSINCOS, VT, Expand); in SystemZTargetLowering()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 308 ISD::FSIN, ISD::FCOS, ISD::FSINCOS, ISD::FPOW, ISD::FREM, ISD::FP16_TO_FP, in RISCVTargetLowering()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 9540 case ISD::FSINCOS: in isCanonicalized()
|