| /freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 663 FSHR, enumerator
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorOps.cpp | 386 case ISD::FSHR: in LegalizeOp()
806 case ISD::FSHR: in Expand()
|
| H A D | SelectionDAGDumper.cpp | 253 case ISD::FSHR: return "fshr"; in getOperationName()
|
| H A D | LegalizeIntegerTypes.cpp | 233 case ISD::FSHR: in PromoteIntegerResult()
1190 bool IsFSHR = Opcode == ISD::FSHR; in PromoteIntRes_FunnelShift()
2247 case ISD::FSHR: in ExpandIntegerResult()
3530 Lo = DAG.getNode(ISD::FSHR, dl, NVT, Result[Part0 + 1], Result[Part0], in ExpandIntRes_MULFIX()
3532 Hi = DAG.getNode(ISD::FSHR, dl, NVT, Result[Part0 + 2], Result[Part0 + 1], in ExpandIntRes_MULFIX()
|
| H A D | LegalizeVectorTypes.cpp | 156 case ISD::FSHR: in ScalarizeVectorResult()
1052 case ISD::FSHR: in SplitVectorResult()
3159 case ISD::FSHR: in WidenVectorResult()
|
| H A D | DAGCombiner.cpp | 1657 case ISD::FSHR: return visitFunnelShift(N); in visit()
6905 TLI.isOperationLegalOrCustom(ISD::FSHR, VT)) { in MatchFunnelPosNeg()
6906 return DAG.getNode(ISD::FSHR, DL, VT, N0.getOperand(0), N1, Neg); in MatchFunnelPosNeg()
6915 TLI.isOperationLegalOrCustom(ISD::FSHR, VT)) { in MatchFunnelPosNeg()
6916 return DAG.getNode(ISD::FSHR, DL, VT, N0.getOperand(0), N1, Neg); in MatchFunnelPosNeg()
6937 bool HasFSHR = hasOperation(ISD::FSHR, VT); in MatchRotate()
7023 Res = DAG.getNode(HasFSHL ? ISD::FSHL : ISD::FSHR, DL, VT, LHSShiftArg, in MatchRotate()
7084 LExtOp0, RExtOp0, ISD::FSHL, ISD::FSHR, DL); in MatchRotate()
7090 RExtOp0, LExtOp0, ISD::FSHR, ISD::FSHL, DL); in MatchRotate()
|
| H A D | TargetLowering.cpp | 1670 case ISD::FSHR: { in SimplifyDemandedBits()
6509 unsigned RevOpcode = IsFSHL ? ISD::FSHR : ISD::FSHL; in expandFunnelShift()
6663 Tmp2 = DAG.getNode(ISD::FSHR, dl, VT, ShOpHi, ShOpLo, ShAmt); in expandShiftParts()
8209 SDValue Result = DAG.getNode(ISD::FSHR, dl, VT, Hi, Lo, in expandFixedPointMul()
|
| H A D | LegalizeDAG.cpp | 1222 case ISD::FSHR: in LegalizeOp()
3349 case ISD::FSHR: in ExpandNode()
|
| H A D | SelectionDAG.cpp | 3123 case ISD::FSHR: in computeKnownBits()
|
| H A D | SelectionDAGBuilder.cpp | 6457 auto FunnelOpcode = IsFSHL ? ISD::FSHL : ISD::FSHR; in visitIntrinsicCall()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.h | 39 FSHR, enumerator
|
| H A D | X86ISelLowering.cpp | 217 for (auto ShiftOp : {ISD::FSHL, ISD::FSHR}) { in X86TargetLowering()
1760 setOperationAction(ISD::FSHR, VT, Custom); in X86TargetLowering()
19692 assert((Op.getOpcode() == ISD::FSHL || Op.getOpcode() == ISD::FSHR) && in LowerFunnelShift()
19700 bool IsFSHR = Op.getOpcode() == ISD::FSHR; in LowerFunnelShift()
19768 unsigned FSHOp = (IsFSHR ? X86ISD::FSHR : X86ISD::FSHL); in LowerFunnelShift()
28963 unsigned FunnelOpc = (Opcode == ISD::ROTL ? ISD::FSHL : ISD::FSHR); in LowerRotate()
30467 case ISD::FSHR: return LowerFunnelShift(Op, Subtarget, DAG); in LowerOperation()
31489 NODE_NAME_CASE(FSHR) in getTargetNodeName()
|
| H A D | X86InstrInfo.td | 144 def X86fshr : SDNode<"X86ISD::FSHR", SDTIntShiftDOp>;
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 777 setOperationAction(ISD::FSHR, VT, Expand); in initActions()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 1583 setOperationAction(ISD::FSHR, MVT::i32, Legal); in HexagonTargetLowering()
1584 setOperationAction(ISD::FSHR, MVT::i64, Legal); in HexagonTargetLowering()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 291 setOperationAction(ISD::FSHR, XLenVT, Custom); in RISCVTargetLowering()
296 setOperationAction(ISD::FSHR, MVT::i32, Custom); in RISCVTargetLowering()
2184 case ISD::FSHR: { in LowerOperation()
5163 case ISD::FSHR: { in ReplaceNodeResults()
|
| /freebsd-13.1/contrib/llvm-project/llvm/include/llvm/Target/ |
| H A D | TargetSelectionDAG.td | 388 def fshr : SDNode<"ISD::FSHR" , SDTIntShiftDOp>;
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 709 setOperationAction(ISD::FSHR, MVT::i64, Custom); in PPCTargetLowering()
712 setOperationAction(ISD::FSHR, MVT::i32, Custom); in PPCTargetLowering()
10874 case ISD::FSHR: return LowerFunnelShift(Op, DAG); in LowerOperation()
10973 case ISD::FSHR: in ReplaceNodeResults()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 428 setOperationAction(ISD::FSHR, MVT::i32, Legal); in AMDGPUTargetLowering()
|
| H A D | SIISelLowering.cpp | 6759 return DAG.getNode(ISD::FSHR, DL, VT, in LowerINTRINSIC_WO_CHAIN()
|