| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyInstrConv.td | 100 def : Pat<(fp_to_sint_sat F32:$src, i32), (I32_TRUNC_S_SAT_F32 F32:$src)>; 101 def : Pat<(fp_to_uint_sat F32:$src, i32), (I32_TRUNC_U_SAT_F32 F32:$src)>; 104 def : Pat<(fp_to_sint_sat F32:$src, i64), (I64_TRUNC_S_SAT_F32 F32:$src)>; 105 def : Pat<(fp_to_uint_sat F32:$src, i64), (I64_TRUNC_U_SAT_F32 F32:$src)>; 166 def : Pat<(int_wasm_trunc_signed F32:$src), 167 (I32_TRUNC_S_F32 F32:$src)>; 168 def : Pat<(int_wasm_trunc_unsigned F32:$src), 169 (I32_TRUNC_U_F32 F32:$src)>; 174 def : Pat<(int_wasm_trunc_signed F32:$src), 175 (I64_TRUNC_S_F32 F32:$src)>; [all …]
|
| H A D | WebAssemblyInstrFloat.td | 16 defm _F32 : I<(outs F32:$dst), (ins F32:$src), (outs), (ins), 17 [(set F32:$dst, (node F32:$src))], 27 defm _F32 : I<(outs F32:$dst), (ins F32:$lhs, F32:$rhs), (outs), (ins), 28 [(set F32:$dst, (node F32:$lhs, F32:$rhs))], 38 [(set I32:$dst, (setcc F32:$lhs, F32:$rhs, cond))], 102 defm SELECT_F32 : I<(outs F32:$dst), (ins F32:$lhs, F32:$rhs, I32:$cond), 104 [(set F32:$dst, (select I32:$cond, F32:$lhs, F32:$rhs))], 114 def : Pat<(select (i32 (setne I32:$cond, 0)), F32:$lhs, F32:$rhs), 115 (SELECT_F32 F32:$lhs, F32:$rhs, I32:$cond)>; 120 def : Pat<(select (i32 (seteq I32:$cond, 0)), F32:$lhs, F32:$rhs), [all …]
|
| H A D | WebAssemblyRuntimeLibcallSignatures.cpp | 531 Rets.push_back(wasm::ValType::F32); in getLibcallSignature() 532 Params.push_back(wasm::ValType::F32); in getLibcallSignature() 535 Rets.push_back(wasm::ValType::F32); in getLibcallSignature() 539 Rets.push_back(wasm::ValType::F32); in getLibcallSignature() 543 Rets.push_back(wasm::ValType::F32); in getLibcallSignature() 547 Rets.push_back(wasm::ValType::F32); in getLibcallSignature() 552 Params.push_back(wasm::ValType::F32); in getLibcallSignature() 591 Rets.push_back(wasm::ValType::F32); in getLibcallSignature() 596 Rets.push_back(wasm::ValType::F32); in getLibcallSignature() 601 Rets.push_back(wasm::ValType::F32); in getLibcallSignature() [all …]
|
| H A D | WebAssemblyFastISel.cpp | 1097 bool F32 = getSimpleType(FCmp->getOperand(0)->getType()) != MVT::f64; in selectFCmp() local 1102 Opc = F32 ? WebAssembly::EQ_F32 : WebAssembly::EQ_F64; in selectFCmp() 1105 Opc = F32 ? WebAssembly::NE_F32 : WebAssembly::NE_F64; in selectFCmp() 1108 Opc = F32 ? WebAssembly::GT_F32 : WebAssembly::GT_F64; in selectFCmp() 1111 Opc = F32 ? WebAssembly::GE_F32 : WebAssembly::GE_F64; in selectFCmp() 1114 Opc = F32 ? WebAssembly::LT_F32 : WebAssembly::LT_F64; in selectFCmp() 1117 Opc = F32 ? WebAssembly::LE_F32 : WebAssembly::LE_F64; in selectFCmp() 1120 Opc = F32 ? WebAssembly::LE_F32 : WebAssembly::LE_F64; in selectFCmp() 1124 Opc = F32 ? WebAssembly::LT_F32 : WebAssembly::LT_F64; in selectFCmp() 1128 Opc = F32 ? WebAssembly::GE_F32 : WebAssembly::GE_F64; in selectFCmp() [all …]
|
| H A D | WebAssemblyInstrInfo.td | 282 defm "": ARGUMENT<F32, f32>; 364 defm "" : LOCAL<F32, global_op32>; 379 defm CONST_F32 : I<(outs F32:$res), (ins f32imm_op:$imm), 381 [(set F32:$res, fpimm:$imm)],
|
| H A D | WebAssemblyRegisterInfo.td | 64 def F32 : WebAssemblyRegClass<[f32], 32, (add F32_0)>;
|
| H A D | WebAssemblyMCInstLower.cpp | 165 return wasm::ValType::F32; in getType()
|
| H A D | WebAssemblyInstrMemory.td | 66 defm LOAD_F32 : WebAssemblyLoad<F32, "f32.load", 0x2a, []>; 263 defm STORE_F32 : WebAssemblyStore<F32, "f32.store", 0x38>;
|
| /freebsd-13.1/tools/tools/nanobsd/rescue/ |
| H A D | build.sh | 29 F32="/usr/obj/Rescue/rescue_${today}_x32" 32 cp "${D32}/_.disk.full" "${F32}.img" 35 cp "${D32}/_.disk.iso" "${F32}.iso"
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/WebAssembly/Utils/ |
| H A D | WebAssemblyTypeUtilities.cpp | 31 return wasm::ValType::F32; in parseType() 56 .Case("f32", WebAssembly::BlockType::F32) in parseBlockType() 138 return wasm::ValType::F32; in toValType() 164 return wasm::ValType::F32; in regClassToValType()
|
| H A D | WebAssemblyTypeUtilities.h | 31 F32 = unsigned(wasm::ValType::F32), enumerator
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonPatterns.td | 464 def: Pat<(i32 (bitconvert F32:$v)), (I32:$v)>; 882 def: Pat<(select I1:$Pu, F32:$Rs, F32:$Rt), 883 (C2_mux I1:$Pu, F32:$Rs, F32:$Rt)>; 888 def: Pat<(select (i1 (setult F32:$Ra, F32:$Rb)), F32:$Rs, F32:$Rt), 889 (C2_mux (F2_sfcmpgt F32:$Rb, F32:$Ra), F32:$Rs, F32:$Rt)>; 1374 def: Pat<(fabs F32:$Rs), (S2_clrbit_i F32:$Rs, 31)>; 1375 def: Pat<(fneg F32:$Rs), (S2_togglebit_i F32:$Rs, 31)>; 1715 def: Pat<(fma F32:$Rs, F32:$Rt, F32:$Rx), 1716 (F2_sffma F32:$Rx, F32:$Rs, F32:$Rt)>; 1717 def: Pat<(fma (fneg F32:$Rs), F32:$Rt, F32:$Rx), [all …]
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VEInstrVec.td | 453 defm VBRDU : VBRDm<"vbrdu", 0x8c, V64, F32, VM>; 1087 defm VFADDS : RVm<"vfadd.s", 0xcc, V64, F32, VM, simm7fp>; 1101 defm VFSUBS : RVm<"vfsub.s", 0xdc, V64, F32, VM, simm7fp>; 1115 defm VFMULS : RVm<"vfmul.s", 0xcd, V64, F32, VM, simm7fp>; 1124 defm VFDIVS : RVDIVm<"vfdiv.s", 0xdd, V64, F32, VM, simm7fp>; 1139 defm VFCMPS : RVm<"vfcmp.s", 0xfc, V64, F32, VM, simm7fp>; 1153 defm VFMAXS : RVm<"vfmax.s", 0xbd, V64, F32, VM, simm7fp>; 1181 defm VFMADS : RVMm<"vfmad.s", 0xe2, V64, F32, VM, simm7fp>; 1381 let cx = 1 in defm VFIAS : RVI2m<"vfia.s", 0xce, V64, F32>; 1385 let cx = 1 in defm VFISS : RVI2m<"vfis.s", 0xde, V64, F32>; [all …]
|
| H A D | VEInstrInfo.td | 1015 defm LDU : LOADm<"ldu", 0x02, F32, f32, load>; 1073 defm STU : STOREm<"stu", 0x12, F32, f32, store>; 1100 defm DLDU : LOADm<"dldu", 0x0a, F32, f32, load>; 1412 defm CVTWSSX : CVTRDm<"cvt.w.s.sx", 0x4E, I32, i32, F32, f32>; 1414 defm CVTWSZX : CVTRDm<"cvt.w.s.zx", 0x4E, I32, i32, F32, f32>; 1422 defm CVTSW : CVTm<"cvt.s.w", 0x5E, F32, f32, I32, i32, sint_to_fp>; 1428 defm CVTSD : CVTm<"cvt.s.d", 0x1F, F32, f32, I64, f64, fpround>; 1430 defm CVTSQ : CVTm<"cvt.s.q", 0x1F, F32, f32, F128, f128, fpround>; 1433 defm CVTDS : CVTm<"cvt.d.s", 0x0F, I64, f64, F32, f32, fpextend>; 1440 defm CVTQS : CVTm<"cvt.q.s", 0x2D, F128, f128, F32, f32, fpextend>; [all …]
|
| H A D | VERegisterInfo.td | 176 def F32 : RegisterClass<"VE", [f32], 32,
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULibCalls.cpp | 698 if ((getArgType(FInfo) == AMDGPULibFunc::F32 || in fold() 749 if (getArgType(FInfo) == AMDGPULibFunc::F32) { in TDOFold() 783 if (getArgType(FInfo) != AMDGPULibFunc::F32 || in replaceWithNative() 829 (CF1 && (getArgType(FInfo) == AMDGPULibFunc::F32))) in fold_divide() 949 double dval = (getArgType(FInfo) == AMDGPULibFunc::F32) in fold_pow() 1012 double V = (getArgType(FInfo) == AMDGPULibFunc::F32) in fold_pow() 1037 double V = (getArgType(FInfo) == AMDGPULibFunc::F32) in fold_pow() 1044 if (getArgType(FInfo) == AMDGPULibFunc::F32) { in fold_pow() 1063 double y = (getArgType(FInfo) == AMDGPULibFunc::F32) in fold_pow() 1073 double y = (getArgType(FInfo) == AMDGPULibFunc::F32) in fold_pow() [all …]
|
| H A D | SISchedule.td | 32 // Conversion to or from F32 (but not converting F64 to or from F32) 34 // F16 or F32 transcendental instructions (these are quarter rate)
|
| H A D | AMDGPULibFunc.cpp | 392 P.ArgType = AMDGPULibFunc::F32; P.VectorSize = 4; break; in getNextParam() 633 case 'f': res.ArgType = AMDGPULibFunc::F32; break; in parseItaniumParam() 740 case AMDGPULibFunc::F32: return "f"; in getItaniumTypeName() 890 case AMDGPULibFunc::F32: T = Type::getFloatTy(C); break; in getIntrinsicParamType()
|
| H A D | AMDGPULibFunc.h | 271 F32 = FLOAT | B32, enumerator
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Demangle/ |
| H A D | RustDemangle.cpp | 54 F32, enumerator 440 Type = BasicType::F32; in parseBasicType() 536 case BasicType::F32: in printBasicType()
|
| /freebsd-13.1/contrib/llvm-project/llvm/include/llvm/Support/ |
| H A D | AMDGPUMetadata.h | 104 F32 = 8, enumerator
|
| /freebsd-13.1/contrib/llvm-project/llvm/include/llvm/BinaryFormat/ |
| H A D | Wasm.h | 395 F32 = WASM_TYPE_F32, enumerator
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64SchedA57.td | 464 // ASIMD FP divide, D-form, F32 466 // ASIMD FP divide, Q-form, F32 472 // ASIMD FP square root, D-form, F32 474 // ASIMD FP square root, Q-form, F32
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Sparc/ |
| H A D | SparcRegisterInfo.td | 250 def D16 : SparcReg< 1, "F32">; 276 def Q8 : Rq< 1, "F32", [D16, D17]>;
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Support/ |
| H A D | AMDGPUMetadata.cpp | 84 YIO.enumCase(EN, "F32", ValueType::F32); in enumeration()
|