Home
last modified time | relevance | path

Searched refs:Divide (Results 1 – 25 of 54) sorted by relevance

123

/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64Schedule.td33 def WriteID32 : SchedWrite; // 32-bit Divide
34 def WriteID64 : SchedWrite; // 64-bit Divide
35 def ReadID : SchedRead; // 32/64-bit Divide
H A DAArch64SchedCyclone.td203 // 7.8.7. Divide
547 // 7.9.6 Divide and Square Root
H A DAArch64SchedExynosM3.td206 // Divide and multiply instructions.
510 // Divide and multiply instructions.
H A DAArch64SchedExynosM4.td519 // Divide and multiply instructions.
607 // Divide and multiply instructions.
H A DAArch64SchedThunderX2T99.td496 // 3.4 Divide and Multiply Instructions
499 // Divide, W-form
507 // Divide, X-form
H A DAArch64SchedThunderX3T110.td755 // 3.4 Divide and Multiply Instructions
758 // Divide, W-form
766 // Divide, X-form
/freebsd-13.1/sys/contrib/device-tree/Bindings/clock/
H A Drenesas,h8s2678-pll-clock.txt13 - reg: Two rate selector (Multiply / Divide) register address
/freebsd-13.1/sys/contrib/device-tree/Bindings/iio/afe/
H A Dcurrent-sense-shunt.txt22 /* Divide the voltage by 3300000/1000000 (or 3.3) for the current. */
/freebsd-13.1/stand/i386/boot2/
H A Dboot1.S303 movzbl %cl,%ebx # Divide by
308 inc %bx # Divide by
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVScheduleV.td110 // 11.11. Vector Integer Divide Instructions
158 // 13.4. Vector Single-Width Floating-Point Multiply/Divide Instructions
328 // 11.11. Vector Integer Divide Instructions
371 // 13.4. Vector Single-Width Floating-Point Multiply/Divide Instructions
H A DRISCVSchedRocket.td39 def RocketUnitFPDivSqrt : ProcResource<1>; // FP Divide/Sqrt
H A DRISCVInstrInfoVSDPatterns.td484 // 12.11. Vector Integer Divide Instructions
591 // 14.4. Vector Single-Width Floating-Point Multiply/Divide Instructions
H A DRISCVInstrInfoVVLPatterns.td783 // 12.11. Vector Integer Divide Instructions
955 // 14.4. Vector Single-Width Floating-Point Multiply/Divide Instructions
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCSchedule440.td71 // continue to execute in IEXE2 and IWB. Divide resides in IWB for
91 // have a 5-cycle latency. Divide takes longer (30 cycles). Instructions that
H A DREADME_P9.txt184 - QP Add/Divide/Multiply/Subtract/Square-Root:
196 - Round to Odd of QP Add/Divide/Multiply/Subtract/Square-Root:
H A DPPCScheduleP9.td100 // Two DIV (Fixed Point Divide) units.
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyInstrInteger.td54 // Divide and remainder trap on a zero denominator.
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/Demangle/
H A DMicrosoftDemangleNodes.h136 Divide, // ?K # operator/ enumerator
/freebsd-13.1/contrib/llvm-project/llvm/lib/Demangle/
H A DMicrosoftDemangleNodes.cpp277 OUTPUT_ENUM_CLASS_VALUE(IntrinsicFunctionKind, Divide, "operator/"); in output()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMScheduleSwift.td318 // 4.2.18 Integer Divide
1037 // 4.2.44 VFP, Divide and Square Root
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/VE/
H A DVEInstrVec.td877 // Section 8.10.11 - VDIV (Vector Divide)
883 // Section 8.10.12 - VDVS (Vector Divide Single)
890 // Section 8.10.13 - VDVX (Vector Divide)
1121 // Section 8.13.4 - VFDV (Vector Floating Divide)
H A DVEInstrInfo.td1204 // Section 8.4.11 - DIV (Divide)
1208 // Section 8.4.12 - DVS (Divide Single)
1212 // Section 8.4.13 - DVX (Divide)
1371 // Section 8.7.4 - FDV (Floating Divide)
/freebsd-13.1/stand/i386/btx/btx/
H A Dbtx.S316 jmp ex_noc # Divide error
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Sparc/
H A DSparcInstr64Bit.td186 // 64-bit Integer Multiply and Divide.
/freebsd-13.1/contrib/llvm-project/clang/include/clang/Basic/
H A DBuiltinsPPC.def462 // P10 Vector Divide Extended built-ins.

123