Home
last modified time | relevance | path

Searched refs:Div (Results 1 – 25 of 47) sorted by relevance

12

/freebsd-13.1/contrib/llvm-project/llvm/lib/Transforms/Utils/
H A DIntegerDivision.cpp438 IRBuilder<> Builder(Div); in expandDivision()
455 Div->eraseFromParent(); in expandDivision()
464 Div = BO; in expandDivision()
472 Div->dropAllReferences(); in expandDivision()
473 Div->eraseFromParent(); in expandDivision()
600 IRBuilder<> Builder(Div); in expandDivisionUpTo32Bits()
620 Div->dropAllReferences(); in expandDivisionUpTo32Bits()
621 Div->eraseFromParent(); in expandDivisionUpTo32Bits()
649 IRBuilder<> Builder(Div); in expandDivisionUpTo64Bits()
669 Div->dropAllReferences(); in expandDivisionUpTo64Bits()
[all …]
H A DScalarEvolutionExpander.cpp318 const SCEV *Div = SE.getConstant(CI); in FactorOutConstant() local
319 S = Div; in FactorOutConstant()
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/Transforms/Utils/
H A DIntegerDivision.h41 bool expandDivision(BinaryOperator* Div);
62 bool expandDivisionUpTo32Bits(BinaryOperator *Div);
68 bool expandDivisionUpTo64Bits(BinaryOperator *Div);
/freebsd-13.1/contrib/llvm-project/llvm/lib/Transforms/InstCombine/
H A DInstCombineMulDivRem.cpp270 BinaryOperator *Div = dyn_cast<BinaryOperator>(Op0); in visitMul() local
271 if (!Div || (Div->getOpcode() != Instruction::UDiv && in visitMul()
272 Div->getOpcode() != Instruction::SDiv)) { in visitMul()
274 Div = dyn_cast<BinaryOperator>(Op1); in visitMul()
277 if (Div && Div->hasOneUse() && in visitMul()
278 (Div->getOperand(1) == Y || Div->getOperand(1) == Neg) && in visitMul()
279 (Div->getOpcode() == Instruction::UDiv || in visitMul()
280 Div->getOpcode() == Instruction::SDiv)) { in visitMul()
281 Value *X = Div->getOperand(0), *DivOp1 = Div->getOperand(1); in visitMul()
284 if (Div->isExact()) { in visitMul()
[all …]
H A DInstCombineCompares.cpp2410 BinaryOperator *Div, in foldICmpDivConstant() argument
2419 if (!match(Div->getOperand(1), m_APInt(C2))) in foldICmpDivConstant()
2430 bool DivIsSigned = Div->getOpcode() == Instruction::SDiv; in foldICmpDivConstant()
2457 APInt RangeSize = Div->isExact() ? APInt(C2->getBitWidth(), 1) : *C2; in foldICmpDivConstant()
2498 if (Div->isExact()) in foldICmpDivConstant()
2525 Value *X = Div->getOperand(0); in foldICmpDivConstant()
2534 ConstantInt::get(Div->getType(), LoBound)); in foldICmpDivConstant()
2538 ConstantInt::get(Div->getType(), HiBound)); in foldICmpDivConstant()
2547 ConstantInt::get(Div->getType(), LoBound)); in foldICmpDivConstant()
2551 ConstantInt::get(Div->getType(), HiBound)); in foldICmpDivConstant()
[all …]
H A DInstCombineInternal.h682 Instruction *foldICmpDivConstant(ICmpInst &Cmp, BinaryOperator *Div,
/freebsd-13.1/contrib/llvm-project/llvm/lib/Transforms/Scalar/
H A DDivRemPairs.cpp58 Instruction *Div; in matchExpandedRem() local
63 m_Instruction(Div)), in matchExpandedRem()
68 M.Key.SignedOp = Div->getOpcode() == Instruction::SDiv; in matchExpandedRem()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64SchedA55.td53 def CortexA55UnitFPDIV : ProcResource<1> { let BufferSize = 0; } // FP Div/SQRT, 64/128
74 // Div
159 // FP Mul, Div, Sqrt. Div/Sqrt are not pipelined
223 // Div
H A DAArch64SchedThunderX.td42 def THXT8XUnitFPMDS : ProcResource<1> { let BufferSize = 0; } // FP Mul/Div/Sqrt
69 // Div
159 // FP Mul, Div, Sqrt
235 // Div
H A DAArch64SchedA53.td47 def A53UnitFPMDS : ProcResource<1> { let BufferSize = 0; } // FP Mult/Div/Sqrt
71 // Div
132 // FP Mul, Div, Sqrt
192 // Div
H A DAArch64SchedTSV110.td61 // Integer Mul/MAC/Div
90 // FP Div, Sqrt
/freebsd-13.1/contrib/llvm-project/clang/include/clang/AST/
H A DCommentHTMLTags.td20 def Div : Tag<"div">;
H A DStmtVisitor.h127 BINOP_FALLBACK(Mul) BINOP_FALLBACK(Div) BINOP_FALLBACK(Rem) in BINOP_FALLBACK()
H A DOperationKinds.def373 BINARY_OPERATION(Div, "/")
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUCodeGenPrepare.cpp968 Value *Div = Builder.CreateAdd(IQ, JQ); in expandDivRem24Impl() local
970 Value *Res = Div; in expandDivRem24Impl()
973 Value *Rem = Builder.CreateMul(Div, Den); in expandDivRem24Impl()
1286 for (BinaryOperator *Div : Div64ToExpand) { in visitBinaryOperator()
1287 expandDivRem64(*Div); in visitBinaryOperator()
H A DAMDGPUISelLowering.cpp1801 SDValue Div = DAG.getNode(ISD::ADD, DL, VT, iq, jq); in LowerDIVREM24() local
1804 SDValue Rem = DAG.getNode(ISD::MUL, DL, VT, Div, RHS); in LowerDIVREM24()
1811 Div = DAG.getNode(ISD::SIGN_EXTEND_INREG, DL, VT, Div, InRegSize); in LowerDIVREM24()
1815 Div = DAG.getNode(ISD::AND, DL, VT, Div, TruncMask); in LowerDIVREM24()
1819 return DAG.getMergeValues({ Div, Rem }, DL); in LowerDIVREM24()
1988 Results.push_back(Div); in LowerUDIVREM64()
2137 SDValue Rem = Div.getValue(1); in LowerSDIVREM()
2139 Div = DAG.getNode(ISD::XOR, DL, VT, Div, DSign); in LowerSDIVREM()
2142 Div = DAG.getNode(ISD::SUB, DL, VT, Div, DSign); in LowerSDIVREM()
2146 Div, in LowerSDIVREM()
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/MC/
H A DMCExpr.h484 Div, ///< Signed division. enumerator
535 return create(Div, LHS, RHS, Ctx); in createDiv()
/freebsd-13.1/contrib/llvm-project/llvm/lib/MC/
H A DMCExpr.cpp140 case MCBinaryExpr::Div: OS << '/'; break; in print()
929 case MCBinaryExpr::Div: in evaluateAsRelocatableImpl()
939 if (ABE->getOpcode() == MCBinaryExpr::Div) in evaluateAsRelocatableImpl()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Analysis/
H A DLoopCacheAnalysis.cpp375 const SCEV *Div = SE.getUDivExactExpr(AccessFn, ElemSize); in delinearize() local
376 Subscripts.push_back(Div); in delinearize()
H A DBranchProbabilityInfo.cpp440 uint32_t Div = static_cast<uint32_t>( in calcMetadataWeights() local
442 BP[I] = BranchProbability::getRaw(Div); in calcMetadataWeights()
H A DScalarEvolution.cpp1794 if (auto *Div = dyn_cast<SCEVUDivExpr>(Op)) in getZeroExtendExpr() local
1795 return getUDivExpr(getZeroExtendExpr(Div->getLHS(), Ty, Depth + 1), in getZeroExtendExpr()
1796 getZeroExtendExpr(Div->getRHS(), Ty, Depth + 1)); in getZeroExtendExpr()
3360 const SCEV *Div = getUDivExpr(Op, RHSC); in getUDivExpr() local
3361 if (!isa<SCEVUDivExpr>(Div) && getMulExpr(Div, RHSC) == Op) { in getUDivExpr()
3363 Operands[i] = Div; in getUDivExpr()
8992 if (const SCEVUDivExpr *Div = dyn_cast<SCEVUDivExpr>(V)) { in computeSCEVAtScope() local
8993 const SCEV *LHS = getSCEVAtScope(Div->getLHS(), L); in computeSCEVAtScope()
8994 const SCEV *RHS = getSCEVAtScope(Div->getRHS(), L); in computeSCEVAtScope()
8995 if (LHS == Div->getLHS() && RHS == Div->getRHS()) in computeSCEVAtScope()
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/IR/
H A DConstantFold.cpp2387 Constant *Div = ConstantExpr::getSDiv(CurrIdx, Factor); in ConstantFoldGetElementPtr() local
2391 Div->getType()->getScalarSizeInBits()); in ConstantFoldGetElementPtr()
2396 Type *ExtendedTy = Type::getIntNTy(Div->getContext(), CommonExtendedWidth); in ConstantFoldGetElementPtr()
2407 if (!Div->getType()->isIntOrIntVectorTy(CommonExtendedWidth)) in ConstantFoldGetElementPtr()
2408 Div = ConstantExpr::getSExt(Div, ExtendedTy); in ConstantFoldGetElementPtr()
2410 NewIdxs[i - 1] = ConstantExpr::getAdd(PrevIdx, Div); in ConstantFoldGetElementPtr()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMScheduleM4.td105 // Most FP instructions are single-cycle latency, except MAC's, Div's and Sqrt's.
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMicroMipsInstrInfo.td772 def SDIV_MM : MMRel, Div<"div", II_DIV, GPR32Opnd, [HI0, LO0]>,
774 def UDIV_MM : MMRel, Div<"divu", II_DIVU, GPR32Opnd, [HI0, LO0]>,
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/
H A DAMDGPUAsmParser.cpp7286 static bool ConvertOmodDiv(int64_t &Div) { in ConvertOmodDiv() argument
7287 if (Div == 1) { in ConvertOmodDiv()
7288 Div = 0; in ConvertOmodDiv()
7292 if (Div == 2) { in ConvertOmodDiv()
7293 Div = 3; in ConvertOmodDiv()

12