Home
last modified time | relevance | path

Searched refs:CombineTo (Results 1 – 11 of 11) sorted by relevance

/freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DTargetLowering.cpp586 return TLO.CombineTo(Op, Z); in ShrinkDemandedOp()
1235 return TLO.CombineTo(Op, Op0); in SimplifyDemandedBits()
1459 return TLO.CombineTo( in SimplifyDemandedBits()
1480 return TLO.CombineTo( in SimplifyDemandedBits()
1503 return TLO.CombineTo( in SimplifyDemandedBits()
1567 return TLO.CombineTo( in SimplifyDemandedBits()
1642 return TLO.CombineTo( in SimplifyDemandedBits()
1812 return TLO.CombineTo(Op, in SimplifyDemandedBits()
2040 return TLO.CombineTo( in SimplifyDemandedBits()
2129 return TLO.CombineTo(Op, in SimplifyDemandedBits()
[all …]
H A DDAGCombiner.cpp2831 return CombineTo( in visitADDO()
3134 return CombineTo( in visitADDCARRYLike()
5718 CombineTo(N, Zext); in visitAND()
10647 CombineTo(N, NewValue); in CombineExtLoad()
10720 CombineTo(N, And); in CombineZExtLogicopShiftLoad()
11148 CombineTo(N, And); in visitSIGN_EXTEND()
11429 CombineTo(N, And); in visitZERO_EXTEND()
12114 CombineTo(N, ExtLoad); in visitSIGN_EXTEND_INREG()
12131 CombineTo(N, ExtLoad); in visitSIGN_EXTEND_INREG()
14879 CombineTo(N, ExtLoad); in visitFP_EXTEND()
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetLowering.h3297 bool CombineTo(SDValue O, SDValue N) { in CombineTo() function
3543 SDValue CombineTo(SDNode *N, ArrayRef<SDValue> To, bool AddTo = true);
3544 SDValue CombineTo(SDNode *N, SDValue Res, bool AddTo = true);
3545 SDValue CombineTo(SDNode *N, SDValue Res0, SDValue Res1, bool AddTo = true);
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp38716 return TLO.CombineTo( in SimplifyDemandedVectorEltsForTargetNode()
38744 return TLO.CombineTo( in SimplifyDemandedVectorEltsForTargetNode()
38783 return TLO.CombineTo( in SimplifyDemandedVectorEltsForTargetNode()
39080 return TLO.CombineTo( in SimplifyDemandedVectorEltsForTargetNode()
39168 return TLO.CombineTo( in SimplifyDemandedVectorEltsForTargetNode()
39267 return TLO.CombineTo( in SimplifyDemandedBitsForTargetNode()
39380 return TLO.CombineTo( in SimplifyDemandedBitsForTargetNode()
39418 return TLO.CombineTo( in SimplifyDemandedBitsForTargetNode()
39567 return TLO.CombineTo( in SimplifyDemandedBitsForTargetNode()
48310 DCI.CombineTo(N, Setcc); in combineSext()
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp13585 DCI.CombineTo(N, Res, false); in PerformMULCombine()
13855 DCI.CombineTo(N, Res, false); in PerformORCombineToBFI()
13882 DCI.CombineTo(N, Res, false); in PerformORCombineToBFI()
13899 DCI.CombineTo(N, Res, false); in PerformORCombineToBFI()
13920 DCI.CombineTo(N, Res, false); in PerformORCombineToBFI()
15202 DCI.CombineTo(N, NewResults); in CombineBaseUpdate()
15331 DCI.CombineTo(N, NewResults); in PerformMVEVLDCombine()
15416 DCI.CombineTo(VLD, VLDDupResults); in CombineVLDDUP()
18961 return TLO.CombineTo(Op, Op.getOperand(0)); in targetShrinkDemandedConstant()
18972 return TLO.CombineTo(Op, NewOp); in targetShrinkDemandedConstant()
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp5848 DCI.CombineTo(N, SExt); in performANY_EXTENDCombine()
5863 DCI.CombineTo(SetCC, in performANY_EXTENDCombine()
5881 return DCI.CombineTo(N, Op0.getOperand(0), Op0.getOperand(1)); in PerformDAGCombine()
5892 return DCI.CombineTo(N, Lo, Hi); in PerformDAGCombine()
5911 return DCI.CombineTo(N, Lo, NewHi); in PerformDAGCombine()
5916 return DCI.CombineTo(N, Lo, NewHi); in PerformDAGCombine()
6449 return TLO.CombineTo(Op, NewOp); in targetShrinkDemandedConstant()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp5911 DCI.CombineTo(N0.getNode(), TruncSelect); in combineZERO_EXTEND()
6155 DCI.CombineTo(N, ESLoad); in combineVECTOR_SHUFFLE()
6159 DCI.CombineTo(Load.getNode(), ESLoad, ESLoad.getValue(1)); in combineVECTOR_SHUFFLE()
6421 DCI.CombineTo(N, ResVal); in combineBSWAP()
6425 DCI.CombineTo(Load.getNode(), ResVal, BSLoad.getValue(1)); in combineBSWAP()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp1711 return TLO.CombineTo(Op, New); in optimizeLogicalImm()
15205 DCI.CombineTo(LD, NewResults); in performPostLD1Combine()
15206 DCI.CombineTo(N, SDValue(UpdN.getNode(), 0)); // Dup/Inserted Result in performPostLD1Combine()
15207 DCI.CombineTo(User, SDValue(UpdN.getNode(), 1)); // Write back register in performPostLD1Combine()
15401 DCI.CombineTo(N, NewResults); in performNEONPostLDSTCombine()
15402 DCI.CombineTo(User, SDValue(UpdN.getNode(), NumResultVecs)); in performNEONPostLDSTCombine()
15722 DCI.CombineTo(N, BR, false); in performBRCONDCombine()
16457 DCI.CombineTo(N, ExtLoad); in performSignExtendInRegCombine()
16458 DCI.CombineTo(Src.getNode(), ExtLoad, ExtLoad.getValue(1)); in performSignExtendInRegCombine()
18743 return TLO.CombineTo(Op, ShiftR->getOperand(0)); in SimplifyDemandedBitsForTargetNode()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp14975 DCI.CombineTo(Bitcast2, FloatLoad); in PerformDAGCombine()
14976 DCI.CombineTo(Bitcast, FloatLoad2); in PerformDAGCombine()
15113 DCI.CombineTo(N, Perm, TF); in PerformDAGCombine()
15262 DCI.CombineTo(N, ResVal); in PerformDAGCombine()
15266 DCI.CombineTo(Load.getNode(), ResVal, BSLoad.getValue(1)); in PerformDAGCombine()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/NVPTX/
H A DNVPTXISelLowering.cpp4592 DCI.CombineTo(N, Val, AddTo); in PerformANDCombine()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp3013 DCI.CombineTo(N, BC, NewLoad.getValue(1)); in performLoadCombine()