Home
last modified time | relevance | path

Searched refs:CSEL (Results 1 – 12 of 12) sorted by relevance

/freebsd-13.1/sys/dev/sym/
H A Dsym_defs.h304 #define CSEL 0x10 /* r/w: SCSI-SEL */ macro
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp1765 case AArch64ISD::CSEL: { in computeKnownBitsForTargetNode()
1901 MAKE_CASE(AArch64ISD::CSEL) in getTargetNodeName()
3222 Overflow = DAG.getNode(AArch64ISD::CSEL, dl, MVT::i32, FVal, TVal, in LowerXALUO()
7327 unsigned Opcode = AArch64ISD::CSEL; in LowerSELECT_CC()
7400 if (Opcode != AArch64ISD::CSEL) { in LowerSELECT_CC()
7413 if (Opcode == AArch64ISD::CSEL && RHSVal && !RHSVal->isOne() && in LowerSELECT_CC()
13736 if (Op.getOpcode() != AArch64ISD::CSEL) in isSetCC()
15746 LHS->getOpcode() == AArch64ISD::CSEL && in performSETCCCombine()
15757 SDValue CSEL = in performSETCCCombine() local
15761 return DAG.getZExtOrTrunc(CSEL, DL, N->getValueType(0)); in performSETCCCombine()
[all …]
H A DAArch64ISelLowering.h68 CSEL, enumerator
H A DAArch64SchedThunderX2T99.td432 "CCMP(W|X)(i|r)", "CSEL(W|X)r",
454 "CCMP(W|X)(i|r)", "CSEL(W|X)r",
473 "CCMP(W|X)(i|r)", "CSEL(W|X)r",
H A DAArch64SchedThunderX3T110.td691 "CCMP(W|X)(i|r)", "CSEL(W|X)r",
713 "CCMP(W|X)(i|r)", "CSEL(W|X)r",
732 "CCMP(W|X)(i|r)", "CSEL(W|X)r",
H A DAArch64SchedTSV110.td376 def : InstRW<[TSV110Wr_1cyc_1ALUAB], (instregex "^(CSEL|CSINC|CSINV|CSNEG)(W|X)r$")>;
H A DAArch64SchedCyclone.td148 // CSEL,CSINC,CSINV,CSNEG
H A DAArch64SchedA64FX.td826 "CCMP(W|X)(i|r)", "CSEL(W|X)r",
847 "CCMP(W|X)(i|r)", "CSEL(W|X)r",
865 "CCMP(W|X)(i|r)", "CSEL(W|X)r",
H A DAArch64SchedFalkorDetails.td894 def : InstRW<[FalkorWr_1XYZ_1cyc], (instregex "^(CSEL|CSINC|CSINV|CSNEG)(W|X)r$")>;
H A DAArch64SchedKryoDetails.td543 (instregex "CSEL(W|X)r")>;
H A DAArch64InstrInfo.td443 def AArch64csel : SDNode<"AArch64ISD::CSEL", SDT_AArch64CSel>;
2130 defm CSEL : CondSelect<0, 0b00, "csel">;
3983 // CSEL instructions providing f128 types need to be handled by a
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMInstrThumb2.td426 // CSEL aliases inverted predicate
758 // CSEL). Setting Unpredictable{15} = 1 here would reintroduce