| /freebsd-13.1/contrib/llvm-project/llvm/include/llvm/MC/ |
| H A D | MCInstrAnalysis.h | 109 unsigned CPUID) const { in isZeroIdiom() argument
134 unsigned CPUID) const { in isDependencyBreaking() argument
135 return isZeroIdiom(MI, Mask, CPUID); in isDependencyBreaking()
145 unsigned CPUID) const { in isOptimizableRegisterMove() argument
|
| H A D | MCSubtargetInfo.h | 222 unsigned CPUID) const { in resolveVariantSchedClass() argument
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/MC/ |
| H A D | MCSchedule.cpp | 75 unsigned CPUID = getProcessorID(); in computeInstrLatency() local
77 SchedClass = STI.resolveVariantSchedClass(SchedClass, &Inst, &MCII, CPUID); in computeInstrLatency()
121 unsigned CPUID = getProcessorID(); in getReciprocalThroughput() local
123 SchedClass = STI.resolveVariantSchedClass(SchedClass, &Inst, &MCII, CPUID); in getReciprocalThroughput()
|
| /freebsd-13.1/lib/libpmc/pmu-events/ |
| H A D | README | 108 CPUID,Version,Dir/path/name,Type
124 CPUID:
125 CPUID is an arch-specific char string, that can be used
131 CPUID == 'GenuineIntel-6-2E' (on x86).
132 CPUID == '004b0100' (PVR value in Powerpc)
|
| /freebsd-13.1/contrib/llvm-project/llvm/tools/llvm-mca/Views/ |
| H A D | InstructionInfoView.cpp | 103 unsigned CPUID = SM.getProcessorID(); in collectData() local
108 STI.resolveVariantSchedClass(SchedClassID, &Inst, &MCII, CPUID); in collectData()
|
| /freebsd-13.1/crypto/openssl/doc/man3/ |
| H A D | OPENSSL_ia32cap.pod | 15 by processor in EDX:ECX register pair after executing CPUID instruction
80 variable" terms. The truth is that it's not copied from CPUID output
87 CPUID with EAX=7 and ECX=0 as input. Following bits are significant:
|
| /freebsd-13.1/sys/amd64/amd64/ |
| H A D | apic_vector.S | 225 movl PCPU(CPUID), %eax
|
| /freebsd-13.1/sys/i386/i386/ |
| H A D | swtch.s | 76 movl PCPU(CPUID), %esi
166 movl PCPU(CPUID),%esi
|
| H A D | apic_vector.s | 341 movl PCPU(CPUID), %eax
|
| /freebsd-13.1/contrib/llvm-project/llvm/include/llvm/BinaryFormat/ |
| H A D | Minidump.h | 150 support::ulittle32_t CPUID; member
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/MCA/ |
| H A D | InstrBuilder.cpp | 554 unsigned CPUID = SM.getProcessorID(); in createInstrDescImpl() local
557 STI.resolveVariantSchedClass(SchedClassID, &MCI, &MCII, CPUID); in createInstrDescImpl()
|
| /freebsd-13.1/contrib/llvm-project/openmp/runtime/src/ |
| H A D | z_Windows_NT-586_asm.asm | 90 cpuid ; Query the CPUID for the current processor
650 cpuid ; Query the CPUID for the current processor
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/ObjectYAML/ |
| H A D | MinidumpYAML.cpp | 165 mapRequiredHex(IO, "CPUID", Info.CPUID); in mapping()
|
| /freebsd-13.1/sys/contrib/device-tree/Bindings/arm/ |
| H A D | cpus.yaml | 52 required and matches the CPUID[11:0] register bits.
|
| /freebsd-13.1/sys/amd64/conf/ |
| H A D | NOTES | 580 # CPU control pseudo-device. Provides access to MSRs, CPUID info and
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ScheduleAtom.td | 845 def : InstRW<[AtomWrite01_121], (instrs CPUID)>;
|
| H A D | X86InstrSystem.td | 453 def CPUID : I<0xA2, RawFrm, (outs), (ins), "cpuid", []>, TB;
|
| H A D | X86SchedBroadwell.td | 1409 def: InstRW<[BWWriteResGroup159], (instrs CPUID)>;
|
| H A D | X86SchedHaswell.td | 1657 def: InstRW<[HWWriteResGroup149], (instrs CPUID, RDTSC)>;
|
| H A D | X86SchedSkylakeClient.td | 1545 def: InstRW<[SKLWriteResGroup184], (instrs CPUID, RDTSC)>;
|
| H A D | X86SchedSkylakeServer.td | 2153 def: InstRW<[SKXWriteResGroup207], (instrs CPUID, RDTSC)>;
|
| /freebsd-13.1/sys/i386/conf/ |
| H A D | NOTES | 833 # CPU control pseudo-device. Provides access to MSRs, CPUID info and
|
| /freebsd-13.1/sys/contrib/edk2/ |
| H A D | MdePkg.dec | 2125 # 0x02 - CPUID (IA32/X64).<BR>
|
| /freebsd-13.1/crypto/openssl/ |
| H A D | CHANGES | 5701 - added AES, WHIRLPOOL and CPUID assembler code to build files
|