| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZSelectionDAGInfo.cpp | 182 static SDValue addIPMSequence(const SDLoc &DL, SDValue CCReg, in addIPMSequence() argument
184 SDValue IPM = DAG.getNode(SystemZISD::IPM, DL, MVT::i32, CCReg); in addIPMSequence()
200 SDValue CCReg = emitCLC(DAG, DL, Chain, Src2, Src1, Bytes); in EmitTargetCodeForMemcmp() local
201 Chain = CCReg.getValue(1); in EmitTargetCodeForMemcmp()
202 return std::make_pair(addIPMSequence(DL, CCReg, DAG), Chain); in EmitTargetCodeForMemcmp()
220 SDValue CCReg = End.getValue(1); in EmitTargetCodeForMemchr() local
228 DAG.getTargetConstant(SystemZ::CCMASK_SRST_FOUND, DL, MVT::i32), CCReg}; in EmitTargetCodeForMemchr()
251 SDValue CCReg = Unused.getValue(1); in EmitTargetCodeForStrcmp() local
253 return std::make_pair(addIPMSequence(DL, CCReg, DAG), Chain); in EmitTargetCodeForStrcmp()
|
| H A D | SystemZISelLowering.cpp | 2975 SDValue CCReg = emitCmp(DAG, DL, C); in lowerSETCC() local
2995 SDValue CCReg = emitCmp(DAG, DL, C); in lowerSTRICT_FSETCC() local
2996 CCReg->setFlags(Op->getFlags()); in lowerSTRICT_FSETCC()
3010 SDValue CCReg = emitCmp(DAG, DL, C); in lowerBR_CC() local
3064 SDValue CCReg = emitCmp(DAG, DL, C); in lowerSELECT_CC() local
4200 SDLoc DL(CCReg); in getCCResult()
6511 auto *ICmp = CCReg.getNode(); in combineCCMask()
6581 CCReg = IPM->getOperand(0); in combineCCMask()
6601 SDValue CCReg = N->getOperand(4); in combineBR_CCMASK() local
6624 SDValue CCReg = N->getOperand(4); in combineSELECT_CCMASK() local
[all …]
|
| H A D | SystemZISelDAGToDAG.cpp | 1890 SDValue CCReg = Node->getOperand(4); in expandSelectBoolean() local
1892 SDValue Result = CurDAG->getNode(SystemZISD::IPM, DL, MVT::i32, CCReg); in expandSelectBoolean()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIOptimizeExecMaskingPreRA.cpp | 178 Register CCReg = CC->getReg(); in optimizeVcndVcmpPair() local
182 if (isDefBetween(*TRI, LIS, CCReg, *Sel, *And)) in optimizeVcndVcmpPair()
193 .addReg(CCReg, getUndefRegState(CC->isUndef()), CC->getSubReg()); in optimizeVcndVcmpPair()
226 return CCReg; in optimizeVcndVcmpPair()
|
| H A D | AMDGPUInstructionSelector.cpp | 1062 Register CCReg = I.getOperand(0).getReg(); in selectG_ICMP() local
1063 if (!isVCC(CCReg, *MRI)) { in selectG_ICMP()
1070 BuildMI(*BB, &I, DL, TII.get(AMDGPU::COPY), CCReg) in selectG_ICMP()
1074 RBI.constrainGenericRegister(CCReg, AMDGPU::SReg_32RegClass, *MRI); in selectG_ICMP()
1813 Register CCReg = CCOp.getReg(); in selectG_SELECT() local
1814 if (!isVCC(CCReg, *MRI)) { in selectG_SELECT()
1818 .addReg(CCReg); in selectG_SELECT()
1823 if (!MRI->getRegClassOrNull(CCReg)) in selectG_SELECT()
1824 MRI->setRegClass(CCReg, TRI.getConstrainedRegClassForOperand(CCOp, *MRI)); in selectG_SELECT()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/MCTargetDesc/ |
| H A D | PPCInstPrinter.cpp | 489 unsigned CCReg = MI->getOperand(OpNo).getReg(); in printcrbitm() local
491 switch (CCReg) { in printcrbitm()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMBaseInstrInfo.h | 549 static inline MachineOperand condCodeOp(unsigned CCReg = 0) {
550 return MachineOperand::CreateReg(CCReg, false);
|
| H A D | ARMConstantIslandPass.cpp | 1703 Register CCReg = MI->getOperand(2).getReg(); in fixupConditionalBr() local
1760 .addMBB(NextBB).addImm(CC).addReg(CCReg); in fixupConditionalBr()
|
| /freebsd-13.1/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelDAGToDAG.cpp | 4414 SDValue CCReg = SelectCC(LHS, RHS, CC, dl, Chain); in trySETCC() local
4416 CurDAG->ReplaceAllUsesOfValueWith(SDValue(N, 1), CCReg.getValue(1)); in trySETCC()
4429 CCReg = CurDAG->getCopyToReg(CurDAG->getEntryNode(), dl, CR7Reg, CCReg, in trySETCC()
4433 CCReg), 0); in trySETCC()
5438 SDValue CCReg = SelectCC(N->getOperand(0), N->getOperand(1), CC, dl); in Select() local
5454 SDValue CCBit = CurDAG->getTargetExtractSubreg(SRI, dl, MVT::i1, CCReg); in Select()
5502 SDValue Ops[] = { CCReg, N->getOperand(2), N->getOperand(3), in Select()
|