Home
last modified time | relevance | path

Searched refs:BuildPairF64 (Results 1 – 14 of 14) sorted by relevance

/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.h41 BuildPairF64, enumerator
H A DRISCVInstrInfoD.td25 def RISCVBuildPairF64 : SDNode<"RISCVISD::BuildPairF64", SDT_RISCVBuildPairF64>;
H A DRISCVISelLowering.cpp5880 if (Op0->getOpcode() == RISCVISD::BuildPairF64) in PerformDAGCombine()
7486 return DAG.getNode(RISCVISD::BuildPairF64, DL, MVT::f64, Lo, Hi); in unpackF64OnRV32DSoftABI()
8161 RetValue = DAG.getNode(RISCVISD::BuildPairF64, DL, MVT::f64, RetValue, in LowerCall()
8327 NODE_NAME_CASE(BuildPairF64) in getTargetNodeName()
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsSEISelDAGToDAG.cpp176 case Mips::BuildPairF64: in processFunctionAfterISel()
785 ReplaceNode(Node, CurDAG->getMachineNode(Mips::BuildPairF64, DL, in trySelect()
H A DMipsISelLowering.h147 BuildPairF64, enumerator
H A DMipsInstrFPU.td50 def MipsBuildPairF64 : SDNode<"MipsISD::BuildPairF64", SDT_MipsBuildPairF64>;
776 def BuildPairF64 : BuildPairF64Base<AFGR64Opnd>, FGR_32, HARDFLOAT;
H A DMipsInstructionSelector.cpp618 STI.isFP64bit() ? Mips::BuildPairF64_64 : Mips::BuildPairF64, in select()
H A DMipsSEFrameLowering.cpp139 case Mips::BuildPairF64: in expandInstr()
H A DMipsSEInstrInfo.cpp464 case Mips::BuildPairF64: in expandPostRAPseudo()
H A DMipsScheduleP5600.td565 MTHC1_D64, BuildPairF64,
H A DMipsISelLowering.cpp216 case MipsISD::BuildPairF64: return "MipsISD::BuildPairF64"; in getTargetNodeName()
2360 return DAG.getNode(MipsISD::BuildPairF64, DL, MVT::f64, LowX, Res); in lowerFCOPYSIGN32()
2455 return DAG.getNode(MipsISD::BuildPairF64, DL, MVT::f64, LowX, Res); in lowerFABS32()
3698 ArgValue = DAG.getNode(MipsISD::BuildPairF64, DL, MVT::f64, in LowerFormalArguments()
H A DMipsFastISel.cpp404 emitInst(Mips::BuildPairF64, DestReg).addReg(TempReg2).addReg(TempReg1); in materializeFP()
H A DMipsSEISelLowering.cpp1198 SDValue BP = DAG.getNode(MipsISD::BuildPairF64, DL, MVT::f64, Lo, Hi); in lowerLOAD()
1245 return DAG.getNode(MipsISD::BuildPairF64, DL, MVT::f64, Lo, Hi); in lowerBITCAST()
H A DMipsScheduleGeneric.td868 def : InstRW<[GenericWriteFPUMoveGPRFPU], (instrs BuildPairF64,