Home
last modified time | relevance | path

Searched refs:BitVector (Results 1 – 25 of 246) sorted by relevance

12345678910

/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/ADT/
H A DBitVector.h74 class BitVector {
343 BitVector &set() { in set()
384 BitVector &reset() { in reset()
423 BitVector &flip() { in flip()
489 BitVector &operator&=(const BitVector &RHS) {
506 BitVector &reset(const BitVector &RHS) { in reset()
532 static BitVector &apply(F &&f, BitVector &Out, BitVector const &Arg, in apply()
545 BitVector &operator|=(const BitVector &RHS) {
553 BitVector &operator^=(const BitVector &RHS) {
822 BitVector V;
[all …]
H A DSmallBitVector.h94 BitVector *getPointer() const { in getPointer()
96 return reinterpret_cast<BitVector *>(X); in getPointer()
105 void switchToLarge(BitVector *BV) { in switchToLarge()
149 switchToLarge(new BitVector(s, t));
157 switchToLarge(new BitVector(*RHS.getPointer())); in SmallBitVector()
337 BitVector *BV = new BitVector(N, t);
350 BitVector *BV = new BitVector(SmallSize); in reserve()
605 switchToLarge(new BitVector(*RHS.getPointer()));
/freebsd-13.1/contrib/llvm-project/llvm/lib/Support/
H A DGlobPattern.cpp27 static Expected<BitVector> expand(StringRef S, StringRef Original) { in expand()
28 BitVector BV(256, false); in expand()
67 static Expected<BitVector> scan(StringRef &S, StringRef Original) { in scan()
73 return BitVector(); in scan()
76 return BitVector(256, true); in scan()
88 Expected<BitVector> BV = expand(Chars.substr(1), Original); in scan()
101 BitVector BV(256, false); in scan()
135 Expected<BitVector> BV = scan(S, Original); in create()
154 bool GlobPattern::matchOne(ArrayRef<BitVector> Pats, StringRef S) const { in matchOne()
H A DProgram.cpp30 BitVector *AffinityMask);
38 BitVector *AffinityMask) { in ExecuteAndWait()
61 bool *ExecutionFailed, BitVector *AffinityMask) { in ExecuteNoWait()
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DRegisterScavenging.h67 BitVector KillRegUnits, DefRegUnits;
68 BitVector TmpRegUnits;
116 BitVector getRegsAvailable(const TargetRegisterClass *RC);
185 void setUsed(const BitVector &RegUnits) { in setUsed()
188 void setUnused(const BitVector &RegUnits) { in setUnused()
197 void addRegUnits(BitVector &BV, MCRegister Reg);
200 void removeRegUnits(BitVector &BV, MCRegister Reg);
207 BitVector &Candidates,
H A DLiveRangeCalc.h64 BitVector Seen;
77 using EntryInfoMap = DenseMap<LiveRange *, std::pair<BitVector, BitVector>>;
131 MachineBasicBlock &MBB, BitVector &DefOnEntry,
132 BitVector &UndefOnEntry);
H A DRDFRegisters.h130 const BitVector &getMaskUnits(RegisterId MaskId) const { in getMaskUnits()
134 const BitVector &getUnitAliases(uint32_t U) const { in getUnitAliases()
150 BitVector Units;
153 BitVector Regs;
179 return DenseMapInfo<BitVector>::isEqual(Units, A.Units);
199 return DenseMapInfo<BitVector>::getHashValue(Units); in hash()
245 BitVector Units;
H A DLiveRegUnits.h32 BitVector Units;
144 void addUnits(const BitVector &RegUnits) { in addUnits()
148 void removeUnits(const BitVector &RegUnits) { in removeUnits()
152 const BitVector &getBitVector() const { in getBitVector()
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/Analysis/
H A DStackLifetime.h47 BitVector Begin;
50 BitVector End;
53 BitVector LiveIn;
56 BitVector LiveOut;
65 BitVector Bits;
114 BitVector InterestingAllocas;
170 static inline raw_ostream &operator<<(raw_ostream &OS, const BitVector &V) {
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonGenMux.cpp100 BitVector Defs, Uses;
103 DefUseInfo(const BitVector &D, const BitVector &U) : Defs(D), Uses(U) {} in DefUseInfo()
127 void getSubRegs(unsigned Reg, BitVector &SRs) const;
128 void expandReg(unsigned Reg, BitVector &Set) const;
129 void getDefsUses(const MachineInstr *MI, BitVector &Defs,
130 BitVector &Uses) const;
146 void HexagonGenMux::getSubRegs(unsigned Reg, BitVector &SRs) const { in getSubRegs()
151 void HexagonGenMux::expandReg(unsigned Reg, BitVector &Set) const { in expandReg()
159 BitVector &Uses) const { in getDefsUses()
175 BitVector &Set = MO.isDef() ? Defs : Uses; in getDefsUses()
[all …]
H A DHexagonFrameLowering.h23 class BitVector; variable
79 void determineCalleeSaves(MachineFunction &MF, BitVector &SavedRegs,
128 BitVector &DoneT, BitVector &DoneF, BitVector &Path) const;
/freebsd-13.1/contrib/llvm-project/llvm/utils/TableGen/GlobalISel/
H A DGIMatchTree.h269 BitVector RemainingInstrNodes;
270 BitVector RemainingEdges;
271 BitVector RemainingPredicates;
274 std::vector<BitVector> UnsatisfiedPredDepsForPred;
279 BitVector TraversableEdges;
280 BitVector TestablePredicates;
334 iterator_range<llvm::BitVector::const_set_bits_iterator>
453 DenseMap<unsigned, BitVector> Partitions;
500 BitVector getPossibleLeavesForPartition(unsigned Idx) { in getPossibleLeavesForPartition()
560 std::vector<BitVector> TestedPredicates;
[all …]
H A DGIMatchTree.cpp86 RemainingInstrNodes(BitVector(MatchDag.getNumInstrNodes(), true)), in GIMatchTreeBuilderLeafInfo()
87 RemainingEdges(BitVector(MatchDag.getNumEdges(), true)), in GIMatchTreeBuilderLeafInfo()
88 RemainingPredicates(BitVector(MatchDag.getNumPredicates(), true)), in GIMatchTreeBuilderLeafInfo()
102 BitVector(PredicateDepIDs.size())); in GIMatchTreeBuilderLeafInfo()
397 BitVector TestedPredicatesForLeaf( in repartition()
469 BitVector Contents(Leaves.size()); in repartition()
493 BitVector Contents(Leaves.size()); in repartition()
510 BitVector Contents(Leaves.size()); in repartition()
522 BitVector Contents(Leaves.size()); in repartition()
567 BitVector ReferencedOperands(1); in applyForPartition()
[all …]
/freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/
H A DSpillPlacement.h37 class BitVector; variable
53 BitVector *ActiveNodes;
110 void prepare(BitVector &RegBundles);
H A DStackColoring.cpp420 BitVector Begin;
423 BitVector End;
426 BitVector LiveIn;
429 BitVector LiveOut;
461 BitVector InterestingSlots;
465 BitVector ConservativeSlots;
468 BitVector StoreSlots;
679 BitVector BetweenStartEnd; in collectMarkers()
735 BitVector &SeenStart = SeenStartMap[MBB]; in collectMarkers()
820 BitVector LocalLiveIn; in calculateLocalLiveness()
[all …]
H A DRegUsageInfoCollector.cpp61 static void computeCalleeSavedRegs(BitVector &SavedRegs, MachineFunction &MF);
138 BitVector SavedRegs; in runOnMachineFunction()
141 const BitVector &UsedPhysRegsMask = MRI->getUsedPhysRegsMask(); in runOnMachineFunction()
196 computeCalleeSavedRegs(BitVector &SavedRegs, MachineFunction &MF) { in computeCalleeSavedRegs()
H A DLiveRangeCalc.cpp125 MachineBasicBlock &MBB, BitVector &DefOnEntry, in isDefOnEntry()
126 BitVector &UndefOnEntry) { in isDefOnEntry()
301 std::make_pair(&LR, std::make_pair(BitVector(), BitVector()))); in findReachingDefs()
308 BitVector &DefOnEntry = Entry->second.first; in findReachingDefs()
309 BitVector &UndefOnEntry = Entry->second.second; in findReachingDefs()
438 BitVector DefBlocks(MF.getNumBlockIDs()); in isJointlyDominated()
H A DCFIInstrInserter.cpp82 BitVector IncomingCSRSaved;
84 BitVector OutgoingCSRSaved;
187 BitVector CSRSaved(NumRegs), CSRRestored(NumRegs); in calculateOutgoingCFAInfo()
275 BitVector::apply([](auto x, auto y, auto z) { return (x | y) & ~z; }, in calculateOutgoingCFAInfo()
305 BitVector SetDifference; in insertCFIInstrs()
357 BitVector::apply([](auto x, auto y) { return x & ~y; }, SetDifference, in insertCFIInstrs()
367 BitVector::apply([](auto x, auto y) { return x & ~y; }, SetDifference, in insertCFIInstrs()
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/Frontend/OpenMP/
H A DOMPContext.h148 BitVector RequiredTraits = BitVector(unsigned(TraitProperty::Last) + 1);
175 BitVector ActiveTraits = BitVector(unsigned(TraitProperty::Last) + 1);
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DGCNSchedStrategy.h105 BitVector RescheduleRegions;
108 BitVector RegionsWithClusters;
111 BitVector RegionsWithHighRP;
H A DSIPostRABundler.cpp52 BitVector &UsedRegUnits) const;
92 BitVector &UsedRegUnits) const { in collectUsedRegUnits()
126 BitVector BundleUsedRegUnits(TRI->getNumRegUnits()); in runOnMachineFunction()
127 BitVector KillUsedRegUnits(TRI->getNumRegUnits()); in runOnMachineFunction()
H A DR600RegisterInfo.h29 BitVector getReservedRegs(const MachineFunction &MF) const override;
54 void reserveRegisterTuples(BitVector &Reserved, unsigned Reg) const;
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/Support/
H A DCodeGenCoverage.h22 BitVector RuleCoverage;
25 using const_covered_iterator = BitVector::const_set_bits_iterator;
H A DGlobPattern.h45 bool matchOne(ArrayRef<BitVector> Pat, StringRef S) const;
48 std::vector<BitVector> Tokens;
/freebsd-13.1/contrib/llvm-project/clang/include/clang/Analysis/Analyses/
H A DReachableCode.h23 class BitVector; variable
61 llvm::BitVector &Reachable);

12345678910