Home
last modified time | relevance | path

Searched refs:AdjustInstrPostInstrSelection (Results 1 – 12 of 12) sorted by relevance

/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/Mips/
H A DMipsISelLowering.h340 void AdjustInstrPostInstrSelection(MachineInstr &MI,
H A DMipsISelLowering.cpp3083 void MipsTargetLowering::AdjustInstrPostInstrSelection(MachineInstr &MI, in AdjustInstrPostInstrSelection() function in MipsTargetLowering
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.h399 void AdjustInstrPostInstrSelection(MachineInstr &MI,
H A DSIISelLowering.cpp11315 void SITargetLowering::AdjustInstrPostInstrSelection(MachineInstr &MI, in AdjustInstrPostInstrSelection() function in SITargetLowering
/freebsd-13.1/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.h421 void AdjustInstrPostInstrSelection(MachineInstr &MI,
H A DARMInstrThumb.td1004 /// AdjustInstrPostInstrSelection after giving then an optional CPSR operand.
1358 /// AdjustInstrPostInstrSelection after giving then an optional CPSR operand.
H A DARMInstrThumb2.td868 /// AdjustInstrPostInstrSelection after giving then an optional CPSR operand.
2349 // AdjustInstrPostInstrSelection where we determine whether or not to
H A DARMInstrInfo.td1661 /// AdjustInstrPostInstrSelection after giving them an optional CPSR operand.
3828 // AdjustInstrPostInstrSelection where we determine whether or not to
H A DARMISelLowering.cpp11945 void ARMTargetLowering::AdjustInstrPostInstrSelection(MachineInstr &MI, in AdjustInstrPostInstrSelection() function in ARMTargetLowering
/freebsd-13.1/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DInstrEmitter.cpp1126 TLI->AdjustInstrPostInstrSelection(*MIB, Node); in EmitMachineNode()
H A DSelectionDAGISel.cpp304 void TargetLowering::AdjustInstrPostInstrSelection(MachineInstr &MI, in AdjustInstrPostInstrSelection() function in TargetLowering
/freebsd-13.1/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetLowering.h4614 virtual void AdjustInstrPostInstrSelection(MachineInstr &MI,