| /freebsd-12.1/contrib/llvm/lib/Target/XCore/ |
| H A D | XCoreInstrInfo.h | 50 unsigned isStoreToStackSlot(const MachineInstr &MI,
|
| H A D | XCoreInstrInfo.cpp | 83 unsigned XCoreInstrInfo::isStoreToStackSlot(const MachineInstr &MI, in isStoreToStackSlot() function in XCoreInstrInfo
|
| /freebsd-12.1/contrib/llvm/lib/Target/Sparc/ |
| H A D | SparcInstrInfo.h | 65 unsigned isStoreToStackSlot(const MachineInstr &MI,
|
| H A D | SparcInstrInfo.cpp | 63 unsigned SparcInstrInfo::isStoreToStackSlot(const MachineInstr &MI, in isStoreToStackSlot() function in SparcInstrInfo
|
| /freebsd-12.1/contrib/llvm/lib/Target/ARC/ |
| H A D | ARCInstrInfo.h | 49 unsigned isStoreToStackSlot(const MachineInstr &MI,
|
| H A D | ARCInstrInfo.cpp | 75 unsigned ARCInstrInfo::isStoreToStackSlot(const MachineInstr &MI, in isStoreToStackSlot() function in ARCInstrInfo
|
| /freebsd-12.1/contrib/llvm/lib/Target/RISCV/ |
| H A D | RISCVInstrInfo.h | 32 unsigned isStoreToStackSlot(const MachineInstr &MI,
|
| H A D | RISCVInstrInfo.cpp | 61 unsigned RISCVInstrInfo::isStoreToStackSlot(const MachineInstr &MI, in isStoreToStackSlot() function in RISCVInstrInfo
|
| /freebsd-12.1/contrib/llvm/lib/Target/AVR/ |
| H A D | AVRInstrInfo.h | 89 unsigned isStoreToStackSlot(const MachineInstr &MI,
|
| H A D | AVRInstrInfo.cpp | 102 unsigned AVRInstrInfo::isStoreToStackSlot(const MachineInstr &MI, in isStoreToStackSlot() function in llvm::AVRInstrInfo
|
| /freebsd-12.1/contrib/llvm/lib/Target/Mips/ |
| H A D | MipsSEInstrInfo.h | 43 unsigned isStoreToStackSlot(const MachineInstr &MI,
|
| H A D | Mips16InstrInfo.h | 49 unsigned isStoreToStackSlot(const MachineInstr &MI,
|
| H A D | Mips16InstrInfo.cpp | 65 unsigned Mips16InstrInfo::isStoreToStackSlot(const MachineInstr &MI, in isStoreToStackSlot() function in Mips16InstrInfo
|
| /freebsd-12.1/contrib/llvm/lib/Target/Lanai/ |
| H A D | LanaiInstrInfo.h | 48 unsigned isStoreToStackSlot(const MachineInstr &MI,
|
| H A D | LanaiInstrInfo.cpp | 747 unsigned LanaiInstrInfo::isStoreToStackSlot(const MachineInstr &MI, in isStoreToStackSlot() function in LanaiInstrInfo
|
| /freebsd-12.1/contrib/llvm/include/llvm/CodeGen/ |
| H A D | TargetInstrInfo.h | 263 virtual unsigned isStoreToStackSlot(const MachineInstr &MI, in isStoreToStackSlot() function
272 virtual unsigned isStoreToStackSlot(const MachineInstr &MI, in isStoreToStackSlot() function
276 return isStoreToStackSlot(MI, FrameIndex); in isStoreToStackSlot()
|
| /freebsd-12.1/contrib/llvm/lib/Target/X86/ |
| H A D | X86InstrInfo.h | 233 unsigned isStoreToStackSlot(const MachineInstr &MI,
235 unsigned isStoreToStackSlot(const MachineInstr &MI,
|
| /freebsd-12.1/contrib/llvm/lib/Target/SystemZ/ |
| H A D | SystemZInstrInfo.h | 195 unsigned isStoreToStackSlot(const MachineInstr &MI,
|
| /freebsd-12.1/contrib/llvm/lib/CodeGen/ |
| H A D | InlineSpiller.cpp | 301 if (SnipLI.reg == TII.isStoreToStackSlot(MI, FI) && FI == StackSlot) in isSnippet()
468 if (Reg == TII.isStoreToStackSlot(MI, FI) && FI == StackSlot) { in eliminateRedundantSpills()
690 InstrReg = TII.isStoreToStackSlot(*MI, FI); in coalesceStackAccess()
833 if (TII.isStoreToStackSlot(*MI, FI) && in foldMemoryOperand()
|
| H A D | StackSlotColoring.cpp | 458 if (!(StoreReg = TII->isStoreToStackSlot(*NextMI, SecondSS, StoreSize))) in RemoveDeadStores()
|
| /freebsd-12.1/contrib/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.h | 62 unsigned isStoreToStackSlot(const MachineInstr &MI,
|
| /freebsd-12.1/contrib/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.h | 257 unsigned isStoreToStackSlot(const MachineInstr &MI,
|
| /freebsd-12.1/contrib/llvm/lib/Target/Hexagon/ |
| H A D | HexagonInstrInfo.h | 66 unsigned isStoreToStackSlot(const MachineInstr &MI,
|
| /freebsd-12.1/contrib/llvm/lib/Target/ARM/ |
| H A D | ARMBaseInstrInfo.h | 192 unsigned isStoreToStackSlot(const MachineInstr &MI,
|
| /freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.h | 877 unsigned isStoreToStackSlot(const MachineInstr &MI,
|