Home
last modified time | relevance | path

Searched refs:getDefRegState (Results 1 – 17 of 17) sorted by relevance

/freebsd-12.1/contrib/llvm/lib/Target/MSP430/
H A DMSP430InstrInfo.cpp81 .addReg(DestReg, getDefRegState(true)).addFrameIndex(FrameIdx) in loadRegFromStackSlot()
85 .addReg(DestReg, getDefRegState(true)).addFrameIndex(FrameIdx) in loadRegFromStackSlot()
/freebsd-12.1/contrib/llvm/lib/Target/ARM/
H A DARMLoadStoreOptimizer.cpp800 MIB.addReg(Base, getDefRegState(true)) in CreateLoadStoreMulti()
816 MIB.addReg(R.first, getDefRegState(isDef) | getKillRegState(R.second)); in CreateLoadStoreMulti()
1311 .addReg(Base, getDefRegState(true)) // WB base register in MergeBaseUpdateLSMultiple()
1435 .addReg(Base, getDefRegState(true)) // WB base register in MergeBaseUpdateLoadStore()
1438 .addReg(MO.getReg(), (isLd ? getDefRegState(true) : in MergeBaseUpdateLoadStore()
1614 .addReg(Reg, getDefRegState(true) | getDeadRegState(RegDeadKill)) in InsertLDR_STR()
1679 .addReg(EvenReg, getDefRegState(isLd) | getDeadRegState(EvenDeadKill)) in FixInvalidRegPairOp()
1680 .addReg(OddReg, getDefRegState(isLd) | getDeadRegState(OddDeadKill)); in FixInvalidRegPairOp()
H A DThumb1InstrInfo.cpp74 .addReg(DestReg, getDefRegState(true)); in copyPhysReg()
H A DThumbRegisterInfo.cpp77 .addReg(DestReg, getDefRegState(true), SubIdx) in emitThumb1LoadConstPool()
96 .addReg(DestReg, getDefRegState(true), SubIdx) in emitThumb2LoadConstPool()
H A DMLxExpansionPass.cpp301 .addReg(DstReg, getDefRegState(true) | getDeadRegState(DstDead)); in ExpandFPMLxInstruction()
H A DARMBaseRegisterInfo.cpp452 .addReg(DestReg, getDefRegState(true), SubIdx) in emitLoadConstPool()
H A DThumb1FrameLowering.cpp989 MIB.addReg(Reg, getDefRegState(true)); in restoreCalleeSavedRegisters()
H A DARMFrameLowering.cpp1116 MIB.addReg(Regs[i], getDefRegState(true)); in emitPopInst()
/freebsd-12.1/contrib/llvm/include/llvm/CodeGen/
H A DMachineInstrBuilder.h458 inline unsigned getDefRegState(bool B) { in getDefRegState() function
486 return getDefRegState(RegOp.isDef()) | in getRegState()
/freebsd-12.1/contrib/llvm/lib/Target/Lanai/
H A DLanaiMemAluCombiner.cpp260 InstrBuilder.addReg(Dest.getReg(), getDefRegState(true)); in insertMergedInstruction()
/freebsd-12.1/contrib/llvm/lib/CodeGen/
H A DMachineInstrBundle.cpp216 MIB.addReg(Reg, getDefRegState(true) | getDeadRegState(isDead) | in finalizeBundle()
/freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/
H A DSIRegisterInfo.cpp593 unsigned SrcDstRegState = getDefRegState(!IsStore); in buildSpillLoadStore()
606 .addReg(SubReg, getDefRegState(!IsStore) | getKillRegState(IsKill)) in buildSpillLoadStore()
/freebsd-12.1/contrib/llvm/lib/Target/AArch64/
H A DAArch64FrameLowering.cpp1920 MIB.addReg(Reg2, getDefRegState(true)); in restoreCalleeSavedRegisters()
1925 MIB.addReg(Reg1, getDefRegState(true)) in restoreCalleeSavedRegisters()
H A DAArch64InstrInfo.cpp2871 .addReg(DestReg, getDefRegState(true)) in loadRegFromStackSlot()
/freebsd-12.1/contrib/llvm/lib/CodeGen/SelectionDAG/
H A DInstrEmitter.cpp376 MIB.addReg(VReg, getDefRegState(isOptDef) | getKillRegState(isKill) | in AddRegisterOperand()
/freebsd-12.1/contrib/llvm/lib/Target/X86/
H A DX86FrameLowering.cpp333 .addReg(Reg, getDefRegState(!isSub) | getUndefRegState(isSub)) in emitSPUpdate()
H A DX86InstrInfo.cpp5466 getDefRegState(ImpOp.isDef()) | in unfoldMemoryOperand()