Searched refs:clk_ctrl (Results 1 – 4 of 4) sorted by relevance
| /freebsd-12.1/sys/mips/atheros/ |
| H A D | qca953x_chip.c | 76 uint32_t pll, out_div, ref_div, nint, frac, clk_ctrl, postdiv; in qca953x_chip_detect_sys_frequency() local 114 clk_ctrl = ATH_READ_REG(QCA953X_PLL_CLK_CTRL_REG); in qca953x_chip_detect_sys_frequency() 116 postdiv = (clk_ctrl >> QCA953X_PLL_CLK_CTRL_CPU_POST_DIV_SHIFT) & in qca953x_chip_detect_sys_frequency() 119 if (clk_ctrl & QCA953X_PLL_CLK_CTRL_CPU_PLL_BYPASS) in qca953x_chip_detect_sys_frequency() 121 else if (clk_ctrl & QCA953X_PLL_CLK_CTRL_CPUCLK_FROM_CPUPLL) in qca953x_chip_detect_sys_frequency() 126 postdiv = (clk_ctrl >> QCA953X_PLL_CLK_CTRL_DDR_POST_DIV_SHIFT) & in qca953x_chip_detect_sys_frequency() 129 if (clk_ctrl & QCA953X_PLL_CLK_CTRL_DDR_PLL_BYPASS) in qca953x_chip_detect_sys_frequency() 131 else if (clk_ctrl & QCA953X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL) in qca953x_chip_detect_sys_frequency() 136 postdiv = (clk_ctrl >> QCA953X_PLL_CLK_CTRL_AHB_POST_DIV_SHIFT) & in qca953x_chip_detect_sys_frequency() 139 if (clk_ctrl & QCA953X_PLL_CLK_CTRL_AHB_PLL_BYPASS) in qca953x_chip_detect_sys_frequency() [all …]
|
| H A D | qca955x_chip.c | 77 uint32_t pll, out_div, ref_div, nint, frac, clk_ctrl, postdiv; in qca955x_chip_detect_sys_frequency() local 115 clk_ctrl = ATH_READ_REG(QCA955X_PLL_CLK_CTRL_REG); in qca955x_chip_detect_sys_frequency() 117 postdiv = (clk_ctrl >> QCA955X_PLL_CLK_CTRL_CPU_POST_DIV_SHIFT) & in qca955x_chip_detect_sys_frequency() 120 if (clk_ctrl & QCA955X_PLL_CLK_CTRL_CPU_PLL_BYPASS) in qca955x_chip_detect_sys_frequency() 122 else if (clk_ctrl & QCA955X_PLL_CLK_CTRL_CPUCLK_FROM_CPUPLL) in qca955x_chip_detect_sys_frequency() 127 postdiv = (clk_ctrl >> QCA955X_PLL_CLK_CTRL_DDR_POST_DIV_SHIFT) & in qca955x_chip_detect_sys_frequency() 130 if (clk_ctrl & QCA955X_PLL_CLK_CTRL_DDR_PLL_BYPASS) in qca955x_chip_detect_sys_frequency() 132 else if (clk_ctrl & QCA955X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL) in qca955x_chip_detect_sys_frequency() 137 postdiv = (clk_ctrl >> QCA955X_PLL_CLK_CTRL_AHB_POST_DIV_SHIFT) & in qca955x_chip_detect_sys_frequency() 140 if (clk_ctrl & QCA955X_PLL_CLK_CTRL_AHB_PLL_BYPASS) in qca955x_chip_detect_sys_frequency() [all …]
|
| H A D | ar934x_chip.c | 94 uint32_t pll, out_div, ref_div, nint, nfrac, frac, clk_ctrl, postdiv; in ar934x_chip_detect_sys_frequency() local 159 clk_ctrl = ATH_READ_REG(AR934X_PLL_CPU_DDR_CLK_CTRL_REG); in ar934x_chip_detect_sys_frequency() 161 postdiv = (clk_ctrl >> AR934X_PLL_CPU_DDR_CLK_CTRL_CPU_POST_DIV_SHIFT) & in ar934x_chip_detect_sys_frequency() 164 if (clk_ctrl & AR934X_PLL_CPU_DDR_CLK_CTRL_CPU_PLL_BYPASS) in ar934x_chip_detect_sys_frequency() 166 else if (clk_ctrl & AR934X_PLL_CPU_DDR_CLK_CTRL_CPUCLK_FROM_CPUPLL) in ar934x_chip_detect_sys_frequency() 171 postdiv = (clk_ctrl >> AR934X_PLL_CPU_DDR_CLK_CTRL_DDR_POST_DIV_SHIFT) & in ar934x_chip_detect_sys_frequency() 174 if (clk_ctrl & AR934X_PLL_CPU_DDR_CLK_CTRL_DDR_PLL_BYPASS) in ar934x_chip_detect_sys_frequency() 176 else if (clk_ctrl & AR934X_PLL_CPU_DDR_CLK_CTRL_DDRCLK_FROM_DDRPLL) in ar934x_chip_detect_sys_frequency() 181 postdiv = (clk_ctrl >> AR934X_PLL_CPU_DDR_CLK_CTRL_AHB_POST_DIV_SHIFT) & in ar934x_chip_detect_sys_frequency() 184 if (clk_ctrl & AR934X_PLL_CPU_DDR_CLK_CTRL_AHB_PLL_BYPASS) in ar934x_chip_detect_sys_frequency() [all …]
|
| /freebsd-12.1/sys/dev/bwi/ |
| H A D | if_bwi.c | 1106 uint32_t clk_ctrl, clk_src; in bwi_set_clock_mode() local 1130 clk_ctrl = CSR_READ_4(sc, BWI_CLOCK_CTRL); in bwi_set_clock_mode() 1131 clk_src = __SHIFTOUT(clk_ctrl, BWI_CLOCK_CTRL_CLKSRC); in bwi_set_clock_mode() 1135 clk_ctrl &= ~BWI_CLOCK_CTRL_SLOW; in bwi_set_clock_mode() 1136 clk_ctrl |= BWI_CLOCK_CTRL_IGNPLL; in bwi_set_clock_mode() 1139 clk_ctrl |= BWI_CLOCK_CTRL_SLOW; in bwi_set_clock_mode() 1142 clk_ctrl &= ~(BWI_CLOCK_CTRL_SLOW | in bwi_set_clock_mode() 1146 clk_ctrl |= BWI_CLOCK_CTRL_NODYN; in bwi_set_clock_mode() 1151 CSR_WRITE_4(sc, BWI_CLOCK_CTRL, clk_ctrl); in bwi_set_clock_mode()
|