Home
last modified time | relevance | path

Searched refs:bus_write_4 (Results 1 – 25 of 285) sorted by relevance

12345678910>>...12

/freebsd-12.1/sys/arm64/coresight/
H A Dcoresight-etm4x.c103 bus_write_4(sc->res, TRCCONFIGR, reg); in etm_prepare()
110 bus_write_4(sc->res, TRCSTALLCTLR, 0); in etm_prepare()
122 bus_write_4(sc->res, TRCTSCTLR, 0); in etm_prepare()
140 bus_write_4(sc->res, TRCVICTLR, reg); in etm_prepare()
163 bus_write_4(sc->res, TRCVDARCCTLR, 0); in etm_prepare()
166 bus_write_4(sc->res, TRCSSCSR(0), 0); in etm_prepare()
170 bus_write_4(sc->res, TRCVIIECTLR, 0); in etm_prepare()
174 bus_write_4(sc->res, TRCVISSCTLR, 0); in etm_prepare()
177 bus_write_4(sc->res, TRCVDCTLR, 0); in etm_prepare()
197 bus_write_4(sc->res, TRCOSLAR, 0); in etm_init()
[all …]
H A Dcoresight-tmc.c95 bus_write_4(sc->res, TMC_CTL, CTL_TRACECAPTEN); in tmc_start()
119 bus_write_4(sc->res, TMC_CTL, reg); in tmc_stop()
140 bus_write_4(sc->res, TMC_MODE, MODE_HW_FIFO); in tmc_configure_etf()
185 bus_write_4(sc->res, TMC_AXICTL, reg); in tmc_configure_etr()
189 bus_write_4(sc->res, TMC_FFCR, reg); in tmc_configure_etr()
191 bus_write_4(sc->res, TMC_TRG, 8); in tmc_configure_etr()
193 bus_write_4(sc->res, TMC_DBALO, event->etr.low); in tmc_configure_etr()
197 bus_write_4(sc->res, TMC_RRP, event->etr.low); in tmc_configure_etr()
198 bus_write_4(sc->res, TMC_RWP, event->etr.low); in tmc_configure_etr()
202 bus_write_4(sc->res, TMC_STS, reg); in tmc_configure_etr()
[all …]
H A Dcoresight-dynamic-replicator.c76 bus_write_4(sc->res, CORESIGHT_LAR, CORESIGHT_UNLOCK); in replicator_init()
91 bus_write_4(sc->res, REPLICATOR_IDFILTER0, 0x00); in replicator_enable()
92 bus_write_4(sc->res, REPLICATOR_IDFILTER1, 0xff); in replicator_enable()
94 bus_write_4(sc->res, REPLICATOR_IDFILTER0, 0xff); in replicator_enable()
95 bus_write_4(sc->res, REPLICATOR_IDFILTER1, 0x00); in replicator_enable()
109 bus_write_4(sc->res, REPLICATOR_IDFILTER0, 0xff); in replicator_disable()
110 bus_write_4(sc->res, REPLICATOR_IDFILTER1, 0xff); in replicator_disable()
H A Dcoresight-cpu-debug.c86 bus_write_4(sc->res, CORESIGHT_LAR, CORESIGHT_UNLOCK); in debug_init()
89 bus_write_4(sc->res, EDOSLAR, 0); in debug_init()
98 bus_write_4(sc->res, EDPRCR, reg); in debug_init()
H A Dcoresight-funnel.c83 bus_write_4(sc->res, CORESIGHT_LAR, CORESIGHT_UNLOCK); in funnel_init()
103 bus_write_4(sc->res, FUNNEL_FUNCTL, reg); in funnel_enable()
119 bus_write_4(sc->res, FUNNEL_FUNCTL, reg); in funnel_disable()
/freebsd-12.1/sys/dev/adlink/
H A Dadlink.c141 bus_write_4(sc->res[0], 0x38, u | 0x003f4000); in adlink_intr()
159 bus_write_4(sc->res[0], 0x24, pg->phys); in adlink_intr()
281 bus_write_4(sc->res[0], 0x38, 0x00004000); in adlink_ioctl()
284 bus_write_4(sc->res[1], 0x00, 1); in adlink_ioctl()
290 bus_write_4(sc->res[1], 0x08, 0); in adlink_ioctl()
293 bus_write_4(sc->res[1], 0x0c, 0); in adlink_ioctl()
296 bus_write_4(sc->res[1], 0x10, 0); in adlink_ioctl()
299 bus_write_4(sc->res[1], 0x18, 3); in adlink_ioctl()
302 bus_write_4(sc->res[1], 0x20, 2); in adlink_ioctl()
310 bus_write_4(sc->res[0], 0x24, pg->phys); in adlink_ioctl()
[all …]
/freebsd-12.1/sys/dev/sdhci/
H A Dsdhci_xenon.c158 bus_write_4(sc->mem_res, off, val); in sdhci_xenon_write_4()
291 bus_write_4(sc->mem_res, SDHCI_CLOCK_CONTROL, reg); in sdhci_xenon_phy_set()
315 bus_write_4(sc->mem_res, SDHCI_CLOCK_CONTROL, reg); in sdhci_xenon_phy_set()
324 bus_write_4(sc->mem_res, XENON_SLOT_EMMC_CTRL, reg); in sdhci_xenon_phy_set()
379 bus_write_4(sc->mem_res, XENON_SYS_OP_CTRL, reg); in sdhci_xenon_update_ios()
532 bus_write_4(sc->mem_res, XENON_SYS_OP_CTRL, reg); in sdhci_xenon_attach()
536 bus_write_4(sc->mem_res, XENON_SYS_OP_CTRL, reg); in sdhci_xenon_attach()
541 bus_write_4(sc->mem_res, XENON_SYS_EXT_OP_CTRL, reg); in sdhci_xenon_attach()
545 bus_write_4(sc->mem_res, XENON_SYS_OP_CTRL, reg); in sdhci_xenon_attach()
550 bus_write_4(sc->mem_res, XENON_SYS_OP_CTRL, reg); in sdhci_xenon_attach()
[all …]
/freebsd-12.1/sys/powerpc/powermac/
H A Datibl.c183 bus_write_4(sc->sc_memr, RADEON_CLOCK_CNTL_INDEX, tmp); in atibl_pll_rreg()
185 bus_write_4(sc->sc_memr, RADEON_CLOCK_CNTL_INDEX, save); in atibl_pll_rreg()
200 bus_write_4(sc->sc_memr, RADEON_CLOCK_CNTL_DATA, val); in atibl_pll_wreg()
206 bus_write_4(sc->sc_memr, RADEON_CLOCK_CNTL_INDEX, tmp); in atibl_pll_wreg()
208 bus_write_4(sc->sc_memr, RADEON_CLOCK_CNTL_INDEX, save); in atibl_pll_wreg()
231 bus_write_4(sc->sc_memr, RADEON_DISP_PWR_MAN, disp_pwr_reg); in atibl_setlevel()
234 bus_write_4(sc->sc_memr, RADEON_LVDS_PLL_CNTL, lvds_pll_cntl); in atibl_setlevel()
236 bus_write_4(sc->sc_memr, RADEON_LVDS_PLL_CNTL, lvds_pll_cntl); in atibl_setlevel()
247 bus_write_4(sc->sc_memr, RADEON_LVDS_GEN_CNTL, lvds_gen_cntl); in atibl_setlevel()
254 bus_write_4(sc->sc_memr, RADEON_LVDS_GEN_CNTL, lvds_gen_cntl); in atibl_setlevel()
[all …]
H A Dmacio.c409 bus_write_4(sc->sc_memr, HEATHROW_FCR, fcr); in macio_attach()
412 bus_write_4(sc->sc_memr, HEATHROW_FCR, fcr); in macio_attach()
415 bus_write_4(sc->sc_memr, HEATHROW_FCR, fcr); in macio_attach()
418 bus_write_4(sc->sc_memr, HEATHROW_FCR, fcr); in macio_attach()
432 bus_write_4(sc->sc_memr, KEYLARGO_FCR1, fcr1); in macio_attach()
673 bus_write_4(sc->sc_memr, KEYLARGO_FCR2, x); in macio_enable_wireless()
683 bus_write_4(sc->sc_memr, KEYLARGO_FCR2, x); in macio_enable_wireless()
691 bus_write_4(sc->sc_memr, 0x1c000, 0); in macio_enable_wireless()
694 bus_write_4(sc->sc_memr, 0x1a3e0, 0x41); in macio_enable_wireless()
697 bus_write_4(sc->sc_memr, KEYLARGO_FCR2, x); in macio_enable_wireless()
[all …]
/freebsd-12.1/sys/powerpc/mpc85xx/
H A Dfsl_diu.c209 bus_write_4(sc->res[0], DIU_INT_STATUS, reg); in diu_intr()
253 bus_write_4(sc->res[0], DIU_DIU_MODE, reg); in diu_init()
263 bus_write_4(sc->res[0], DIU_CURS_POS, 0); in diu_init()
267 bus_write_4(sc->res[0], DIU_DISP_SIZE, reg); in diu_init()
272 bus_write_4(sc->res[0], DIU_HSYN_PARA, reg); in diu_init()
277 bus_write_4(sc->res[0], DIU_VSYN_PARA, reg); in diu_init()
279 bus_write_4(sc->res[0], DIU_BGND, 0); in diu_init()
282 bus_write_4(sc->res[0], DIU_INT_MASK, 0x3f); in diu_init()
288 bus_write_4(sc->res[0], DIU_DESC_2, 0); in diu_init()
289 bus_write_4(sc->res[0], DIU_DESC_3, 0); in diu_init()
[all …]
H A Dqoriq_gpio.c142 bus_write_4(sc->sc_mem, GPIO_GPDIR, reg); in qoriq_gpio_pin_setflags()
147 bus_write_4(sc->sc_mem, GPIO_GPDIR, reg); in qoriq_gpio_pin_setflags()
153 bus_write_4(sc->sc_mem, GPIO_GPODR, reg); in qoriq_gpio_pin_setflags()
176 bus_write_4(sc->sc_mem, GPIO_GPDAT, outvals); in qoriq_gpio_pin_set()
211 bus_write_4(sc->sc_mem, GPIO_GPDAT, val); in qoriq_gpio_pin_toggle()
/freebsd-12.1/sys/arm64/qualcomm/
H A Dqcom_gcc.c79 bus_write_4(sc->res, GCC_QDSS_BCR, GCC_QDSS_BCR_BLK_ARES); in qcom_qdss_enable()
82 bus_write_4(sc->res, GCC_QDSS_CFG_AHB_CBCR, AHB_CBCR_CLK_ENABLE); in qcom_qdss_enable()
85 bus_write_4(sc->res, GCC_QDSS_DAP_CBCR, DAP_CBCR_CLK_ENABLE); in qcom_qdss_enable()
88 bus_write_4(sc->res, GCC_QDSS_ETR_USB_CBCR, ETR_USB_CBCR_CLK_ENABLE); in qcom_qdss_enable()
91 bus_write_4(sc->res, GCC_QDSS_BCR, 0); in qcom_qdss_enable()
/freebsd-12.1/sys/dev/bhnd/cores/usb/
H A Dbhnd_usb.c143 bus_write_4(sc->sc_mem, 0x200, 0x7ff); in bhnd_usb_attach()
147 bus_write_4(sc->sc_mem, OHCI_CONTROL, 0); in bhnd_usb_attach()
158 bus_write_4(sc->sc_mem, 0x400, tmp); in bhnd_usb_attach()
164 bus_write_4(sc->sc_mem, 0x304, tmp); in bhnd_usb_attach()
181 bus_write_4(sc->sc_mem, 0x200, 0x4ff); in bhnd_usb_attach()
183 bus_write_4(sc->sc_mem, 0x200, 0x6ff); in bhnd_usb_attach()
187 bus_write_4(sc->sc_mem, 0x524, 0x6b); in bhnd_usb_attach()
191 bus_write_4(sc->sc_mem, 0x524, 0xab); in bhnd_usb_attach()
195 bus_write_4(sc->sc_mem, 0x524, 0x2b); in bhnd_usb_attach()
220 bus_write_4(sc->sc_mem, 0x200, 0x7ff); in bhnd_usb_attach()
[all …]
/freebsd-12.1/sys/dev/acpica/
H A Dacpi_hpet.c189 bus_write_4(sc->mem_res, HPET_CONFIG, val); in hpet_enable()
199 bus_write_4(sc->mem_res, HPET_CONFIG, val); in hpet_disable()
223 bus_write_4(sc->mem_res, HPET_ISR, 1 << t->num); in hpet_start()
303 bus_write_4(sc->mem_res, in hpet_intr_single()
322 bus_write_4(sc->mem_res, HPET_ISR, val); in hpet_intr()
713 bus_write_4(sc->mem_res, HPET_ISR, 0xffffffff); in hpet_attach()
752 bus_write_4(sc->mem_res, in hpet_attach()
754 bus_write_4(sc->mem_res, in hpet_attach()
878 bus_write_4(sc->mem_res, in hpet_resume()
880 bus_write_4(sc->mem_res, in hpet_resume()
[all …]
/freebsd-12.1/sys/arm/freescale/imx/
H A Dimx6_usbphy.c151 bus_write_4(sc->mem_res, CTRL_SET_REG, CTRL_SFTRST); in usbphy_attach()
152 bus_write_4(sc->mem_res, CTRL_CLR_REG, CTRL_SFTRST | CTRL_CLKGATE); in usbphy_attach()
155 bus_write_4(sc->mem_res, CTRL_SET_REG, in usbphy_attach()
159 bus_write_4(sc->mem_res, PWD_REG, 0); in usbphy_attach()
/freebsd-12.1/sys/arm/broadcom/bcm2835/
H A Dbcm2835_dma.c190 bus_write_4(sc->sc_mem, BCM_DMA_CS(ch), 0); in bcm_dma_reset()
202 bus_write_4(sc->sc_mem, BCM_DMA_CBNEXT(ch), 0); in bcm_dma_reset()
205 bus_write_4(sc->sc_mem, BCM_DMA_CS(ch), in bcm_dma_reset()
210 bus_write_4(sc->sc_mem, BCM_DMA_CBADDR(ch), 0); in bcm_dma_reset()
211 bus_write_4(sc->sc_mem, BCM_DMA_CBNEXT(ch), 0); in bcm_dma_reset()
310 bus_write_4(sc->sc_mem, BCM_DMA_CS(i), CS_RESET); in bcm_dma_init()
577 bus_write_4(sc->sc_mem, BCM_DMA_CBADDR(ch), in bcm_dma_start()
579 bus_write_4(sc->sc_mem, BCM_DMA_CS(ch), CS_ACTIVE); in bcm_dma_start()
639 bus_write_4(sc->sc_mem, BCM_DMA_DEBUG(ch->ch), in bcm_dma_intr()
646 bus_write_4(sc->sc_mem, BCM_DMA_CS(ch->ch), in bcm_dma_intr()
/freebsd-12.1/sys/arm/annapurna/alpine/
H A Dalpine_ccu.c112 bus_write_4(sc->res, AL_CCU_SNOOP_CONTROL_IOFAB_0_OFFSET, 1); in al_ccu_attach()
113 bus_write_4(sc->res, AL_CCU_SNOOP_CONTROL_IOFAB_1_OFFSET, 1); in al_ccu_attach()
116 bus_write_4(sc->res, AL_CCU_SPECULATION_CONTROL_OFFSET, 7); in al_ccu_attach()
/freebsd-12.1/sys/mips/broadcom/
H A Dbcm_bmips.c144 bus_write_4(sc->cfg, SIBA_CFG0_INTVEC, 0x0); /* MIPS IRQ0 */ in bcm_bmips_attach()
145 bus_write_4(sc->cfg, SIBA_CFG0_IPSFLAG, 0x0); /* MIPS IRQ1-4 */ in bcm_bmips_attach()
248 bus_write_4(sc->cfg, SIBA_CFG0_INTVEC, sbintvec); in bcm_bmips_mask_irq()
260 bus_write_4(sc->cfg, SIBA_CFG0_IPSFLAG, ipsflag); in bcm_bmips_mask_irq()
280 bus_write_4(sc->cfg, SIBA_CFG0_INTVEC, sbintvec); in bcm_bmips_unmask_irq()
291 bus_write_4(sc->cfg, SIBA_CFG0_IPSFLAG, ipsflag); in bcm_bmips_unmask_irq()
/freebsd-12.1/sys/dev/qlxgb/
H A Dqla_reg.h238 bus_write_4((ha->pci_reg), reg, val);\
245 bus_write_4((ha->pci_reg), reg, val);\
250 bus_write_4((ha->pci_reg), off, val);\
/freebsd-12.1/sys/powerpc/powerpc/
H A Dopenpic.c427 bus_write_4(sc->sc_memr, OPENPIC_IPI_VECTOR(i), sc->sc_saved_ipis[i]); in openpic_resume()
431 bus_write_4(sc->sc_memr, OPENPIC_PCPU_TPR(i), sc->sc_saved_prios[i]); in openpic_resume()
435 bus_write_4(sc->sc_memr, OPENPIC_TCNT(i), sc->sc_saved_timers[i].tcnt); in openpic_resume()
436 bus_write_4(sc->sc_memr, OPENPIC_TBASE(i), sc->sc_saved_timers[i].tbase); in openpic_resume()
437 bus_write_4(sc->sc_memr, OPENPIC_TVEC(i), sc->sc_saved_timers[i].tvec); in openpic_resume()
438 bus_write_4(sc->sc_memr, OPENPIC_TDST(i), sc->sc_saved_timers[i].tdst); in openpic_resume()
442 bus_write_4(sc->sc_memr, OPENPIC_SRC_VECTOR(i), sc->sc_saved_vectors[i]); in openpic_resume()
/freebsd-12.1/sys/dev/qlxge/
H A Dqls_hw.h925 #define WRITE_REG32_ONLY(ha, reg, val) bus_write_4((ha->pci_reg), reg, val)
927 #define WRITE_REG32(ha, reg, val) bus_write_4((ha->pci_reg), reg, val)
943 #define Q81_WR_WQ_PROD_IDX(wq_idx, idx) bus_write_4((ha->pci_reg1),\
950 #define Q81_SET_WQ_VALID(wq_idx) bus_write_4((ha->pci_reg1),\
954 #define Q81_SET_WQ_INVALID(wq_idx) bus_write_4((ha->pci_reg1),\
958 #define Q81_WR_CQ_CONS_IDX(cq_idx, idx) bus_write_4((ha->pci_reg1),\
964 #define Q81_SET_CQ_VALID(cq_idx) bus_write_4((ha->pci_reg1),\
968 #define Q81_SET_CQ_INVALID(cq_idx) bus_write_4((ha->pci_reg1),\
972 #define Q81_WR_LBQ_PROD_IDX(cq_idx, idx) bus_write_4((ha->pci_reg1),\
978 #define Q81_WR_SBQ_PROD_IDX(cq_idx, idx) bus_write_4((ha->pci_reg1),\
/freebsd-12.1/sys/arm/amlogic/aml8726/
H A Daml8726_pinctrl.c83 #define MUX_WRITE_4(sc, reg, val) bus_write_4((sc)->res[0], reg, (val))
86 #define PUD_WRITE_4(sc, reg, val) bus_write_4((sc)->res[1], reg, (val))
89 #define PEN_WRITE_4(sc, reg, val) bus_write_4((sc)->res[2], reg, (val))
92 #define AOMUX_WRITE_4(sc, reg, val) bus_write_4((sc)->res[3], reg, (val))
95 #define AOPUD_WRITE_4(sc, reg, val) bus_write_4((sc)->res[4], reg, (val))
98 #define AOPEN_WRITE_4(sc, reg, val) bus_write_4((sc)->res[5], reg, (val))
/freebsd-12.1/sys/dev/iir/
H A Diir_pci.c231 bus_write_4(gdt->sc_dpmem, GDT_MPR_IC, htole32(GDT_MPR_MAGIC)); in iir_pci_attach()
247 bus_write_4(gdt->sc_dpmem, GDT_MPR_IC + GDT_S_INFO, in iir_pci_attach()
273 bus_write_4(gdt->sc_dpmem, GDT_MPR_IC + GDT_S_INFO, htole32(0)); in iir_pci_attach()
274 bus_write_4(gdt->sc_dpmem, GDT_MPR_IC + GDT_S_INFO + sizeof (u_int32_t), in iir_pci_attach()
276 bus_write_4(gdt->sc_dpmem, GDT_MPR_IC + GDT_S_INFO + 2 * sizeof (u_int32_t), in iir_pci_attach()
278 bus_write_4(gdt->sc_dpmem, GDT_MPR_IC + GDT_S_INFO + 3 * sizeof (u_int32_t), in iir_pci_attach()
/freebsd-12.1/sys/sparc64/fhc/
H A Dfhc.c215 bus_write_4(sc->sc_memres[i], FHC_ICLR, INTCLR_IDLE); in fhc_attach()
220 bus_write_4(sc->sc_memres[FHC_IGN], 0x0, sc->sc_ign); in fhc_attach()
227 bus_write_4(sc->sc_memres[FHC_INTERNAL], FHC_CTRL, ctrl); in fhc_attach()
366 bus_write_4(fica->fica_memres, FHC_IMAP, in fhc_intr_enable()
377 bus_write_4(fica->fica_memres, FHC_IMAP, iv->iv_vec); in fhc_intr_disable()
387 bus_write_4(fica->fica_memres, FHC_IMAP, INTMAP_TID( in fhc_intr_assign()
398 bus_write_4(fica->fica_memres, FHC_ICLR, INTCLR_IDLE); in fhc_intr_clear()
523 bus_write_4(sc->sc_memres[FHC_INTERNAL], FHC_CTRL, ctrl); in fhc_led_func()
/freebsd-12.1/sys/dev/ntb/ntb_hw/
H A Dntb_hw_plx.c132 bus_write_4((sc)->mw_info[(sc)->b2b_mw].mw_res, \
415 bus_write_4(sc->conf_res, sc->spad_off2, 0x12345678); in ntb_plx_attach()
428 bus_write_4(sc->conf_res, sc->spad_off2, 0x12345678); in ntb_plx_attach()
545 bus_write_4(sc->conf_res, reg, val); in ntb_plx_link_enable()
562 bus_write_4(sc->conf_res, reg, val); in ntb_plx_link_disable()
753 bus_write_4(sc->conf_res, val, eaddr); in ntb_plx_mw_set_trans_internal()
754 bus_write_4(sc->conf_res, val + 0x400, eaddr >> 32); in ntb_plx_mw_set_trans_internal()
755 bus_write_4(sc->conf_res, val + 0x800, in ntb_plx_mw_set_trans_internal()
849 bus_write_4(sc->conf_res, off, val); in ntb_plx_spad_write()
894 bus_write_4(sc->mw_info[sc->b2b_mw].mw_res, off, val); in ntb_plx_peer_spad_write()
[all …]

12345678910>>...12