Home
last modified time | relevance | path

Searched refs:assigned (Results 1 – 25 of 432) sorted by relevance

12345678910>>...18

/freebsd-12.1/sys/gnu/dts/arm/
H A Dimx7ulp.dtsi109 assigned-clocks = <&pcc2 IMX7ULP_CLK_LPUART4>;
111 assigned-clock-rates = <24000000>;
121 assigned-clocks = <&pcc2 IMX7ULP_CLK_LPUART5>;
123 assigned-clock-rates = <48000000>;
144 assigned-clocks = <&pcc2 IMX7ULP_CLK_USDHC0>;
160 assigned-clocks = <&pcc2 IMX7ULP_CLK_USDHC1>;
198 assigned-clocks = <&pcc2 IMX7ULP_CLK_LPTPM5>;
249 assigned-clock-rates = <48000000>;
261 assigned-clock-rates = <48000000>;
273 assigned-clock-rates = <48000000>;
[all …]
H A Dexynos5422-odroidxu3-audio.dtsi31 assigned-clocks = <&clock CLK_MOUT_EPLL>,
40 assigned-clock-parents = <&clock CLK_FOUT_EPLL>,
46 assigned-clock-rates = <0>,
65 assigned-clocks = <&clock_audss EXYNOS_DOUT_SRP>,
67 assigned-clock-rates = <(196608000 / 256)>,
86 assigned-clocks = <&i2s0 CLK_I2S_RCLK_SRC>;
87 assigned-clock-parents = <&clock_audss EXYNOS_SCLK_I2S>;
H A Dexynos5422-odroidxu4.dts38 assigned-clocks = <&clock CLK_MOUT_EPLL>,
47 assigned-clock-parents = <&clock CLK_FOUT_EPLL>,
53 assigned-clock-rates = <0>,
73 assigned-clocks = <&clock_audss EXYNOS_DOUT_SRP>,
75 assigned-clock-rates = <(196608000 / 256)>,
81 assigned-clocks = <&i2s0 CLK_I2S_RCLK_SRC>;
82 assigned-clock-parents = <&clock_audss EXYNOS_SCLK_I2S>;
H A Dexynos4412-odroid-common.dtsi144 assigned-clocks = <&clock CLK_FOUT_EPLL>;
145 assigned-clock-rates = <45158401>;
158 assigned-clock-rates = <0>, <0>,
202 assigned-clocks = <&clock CLK_MOUT_FIMC0>,
205 assigned-clock-rates = <0>, <176000000>;
210 assigned-clocks = <&clock CLK_MOUT_FIMC1>,
213 assigned-clock-rates = <0>, <176000000>;
218 assigned-clocks = <&clock CLK_MOUT_FIMC2>,
221 assigned-clock-rates = <0>, <176000000>;
226 assigned-clocks = <&clock CLK_MOUT_FIMC3>,
[all …]
H A Dimx7d-pico.dtsi75 assigned-clocks = <&clks IMX7D_CLKO2_ROOT_SRC>,
77 assigned-clock-parents = <&clks IMX7D_CKIL>;
78 assigned-clock-rates = <0>, <32768>;
94 assigned-clock-rates = <0>, <100000000>;
236 assigned-clocks = <&clks IMX7D_SAI1_ROOT_SRC>,
239 assigned-clock-rates = <0>, <24576000>;
269 assigned-clocks = <&clks IMX7D_UART5_ROOT_SRC>;
277 assigned-clocks = <&clks IMX7D_UART6_ROOT_SRC>;
286 assigned-clocks = <&clks IMX7D_UART7_ROOT_SRC>;
335 assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>;
[all …]
H A Dimx7s-warp.dts76 assigned-clocks = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
77 assigned-clock-rates = <884736000>;
217 assigned-clocks = <&clks IMX7D_SAI1_ROOT_SRC>,
219 assigned-clock-parents = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
220 assigned-clock-rates = <0>, <36864000>;
227 assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;
228 assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
235 assigned-clocks = <&clks IMX7D_UART3_ROOT_SRC>;
244 assigned-clocks = <&clks IMX7D_UART6_ROOT_SRC>;
271 assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>;
[all …]
H A Dimx7d-cl-som-imx7.dts43 assigned-clocks = <&clks IMX7D_ENET1_TIME_ROOT_SRC>,
45 assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
46 assigned-clock-rates = <0>, <100000000>;
69 assigned-clocks = <&clks IMX7D_ENET2_TIME_ROOT_SRC>,
71 assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
72 assigned-clock-rates = <0>, <100000000>;
191 assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;
192 assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
206 assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>;
207 assigned-clock-rates = <400000000>;
H A Dimx7d-nitrogen7.dts114 assigned-clocks = <&clks IMX7D_CLKO2_ROOT_SRC>,
116 assigned-clock-parents = <&clks IMX7D_CKIL>;
117 assigned-clock-rates = <0>, <32768>;
127 assigned-clocks = <&clks IMX7D_ENET1_TIME_ROOT_SRC>,
130 assigned-clock-rates = <0>, <100000000>;
318 assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;
326 assigned-clocks = <&clks IMX7D_UART2_ROOT_SRC>;
334 assigned-clocks = <&clks IMX7D_UART3_ROOT_SRC>;
342 assigned-clocks = <&clks IMX7D_UART6_ROOT_SRC>;
400 assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>;
[all …]
H A Dexynos4412-itop-elite.dts130 assigned-clocks = <&clock CLK_MOUT_CAM0>;
131 assigned-clock-parents = <&clock CLK_XUSBXTI>;
135 assigned-clocks = <&clock_audss EXYNOS_MOUT_AUDSS>,
139 assigned-clock-parents = <&clock CLK_FOUT_EPLL>,
141 assigned-clock-rates = <0>, <0>, <112896000>, <11289600>;
164 assigned-clocks = <&clock CLK_MOUT_FIMC0>,
166 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
167 assigned-clock-rates = <0>, <176000000>;
H A Dexynos4210-trats.dts208 assigned-clocks = <&clock CLK_MOUT_FIMC0>,
210 assigned-clock-parents = <&clock CLK_SCLK_MPLL>;
211 assigned-clock-rates = <0>, <160000000>;
216 assigned-clocks = <&clock CLK_MOUT_FIMC1>,
218 assigned-clock-parents = <&clock CLK_SCLK_MPLL>;
219 assigned-clock-rates = <0>, <160000000>;
224 assigned-clocks = <&clock CLK_MOUT_FIMC2>,
226 assigned-clock-parents = <&clock CLK_SCLK_MPLL>;
227 assigned-clock-rates = <0>, <160000000>;
232 assigned-clocks = <&clock CLK_MOUT_FIMC3>,
[all …]
H A Dexynos4210-universal_c210.dts205 assigned-clocks = <&clock CLK_MOUT_FIMC0>,
207 assigned-clock-parents = <&clock CLK_SCLK_MPLL>;
208 assigned-clock-rates = <0>, <160000000>;
213 assigned-clocks = <&clock CLK_MOUT_FIMC1>,
215 assigned-clock-parents = <&clock CLK_SCLK_MPLL>;
216 assigned-clock-rates = <0>, <160000000>;
221 assigned-clocks = <&clock CLK_MOUT_FIMC2>,
223 assigned-clock-parents = <&clock CLK_SCLK_MPLL>;
224 assigned-clock-rates = <0>, <160000000>;
229 assigned-clocks = <&clock CLK_MOUT_FIMC3>,
[all …]
H A Dstih407.dtsi19 assigned-clocks = <&clk_s_d2_quadfs 0>,
31 assigned-clock-parents = <0>,
43 assigned-clock-rates = <297000000>,
91 assigned-clocks = <&clk_s_d2_flexgen CLK_PIX_HDMI>,
98 assigned-clock-parents = <&clk_s_d2_quadfs 0>,
H A Ddra76x.dtsi61 assigned-clocks = <&dpll_gmac_h14x2_ctrl_ck>;
62 assigned-clock-rates = <80000000>;
72 assigned-clocks = <&dpll_gmac_h14x2_ctrl_mux_ck>;
73 assigned-clock-parents = <&dpll_gmac_h14x2_ctrl_ck>;
H A Darmada-xp-mv78460.dtsi118 assigned-addresses = <0x82000800 0 0x40000 0 0x2000>;
136 assigned-addresses = <0x82001000 0 0x44000 0 0x2000>;
154 assigned-addresses = <0x82001800 0 0x48000 0 0x2000>;
172 assigned-addresses = <0x82002000 0 0x4c000 0 0x2000>;
190 assigned-addresses = <0x82002800 0 0x80000 0 0x2000>;
208 assigned-addresses = <0x82003000 0 0x84000 0 0x2000>;
226 assigned-addresses = <0x82003800 0 0x88000 0 0x2000>;
244 assigned-addresses = <0x82004000 0 0x8c000 0 0x2000>;
262 assigned-addresses = <0x82004800 0 0x42000 0 0x2000>;
280 assigned-addresses = <0x82005000 0 0x82000 0 0x2000>;
H A Dimx6ull-colibri-wifi.dtsi41 assigned-clocks = <&clks IMX6UL_CLK_USDHC2_SEL>, <&clks IMX6UL_CLK_USDHC2>;
42 assigned-clock-parents = <&clks IMX6UL_CLK_PLL2_PFD2>;
43 assigned-clock-rates = <0>, <198000000>;
H A Darmada-xp-mv78260.dtsi97 assigned-addresses = <0x82000800 0 0x40000 0 0x2000>;
115 assigned-addresses = <0x82000800 0 0x44000 0 0x2000>;
133 assigned-addresses = <0x82000800 0 0x48000 0 0x2000>;
151 assigned-addresses = <0x82000800 0 0x4c000 0 0x2000>;
169 assigned-addresses = <0x82000800 0 0x80000 0 0x2000>;
187 assigned-addresses = <0x82000800 0 0x84000 0 0x2000>;
205 assigned-addresses = <0x82000800 0 0x88000 0 0x2000>;
223 assigned-addresses = <0x82000800 0 0x8c000 0 0x2000>;
241 assigned-addresses = <0x82000800 0 0x42000 0 0x2000>;
H A Dimx7d-sdb.dts193 assigned-clocks = <&clks IMX7D_ENET1_TIME_ROOT_SRC>,
195 assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
196 assigned-clock-rates = <0>, <100000000>;
220 assigned-clocks = <&clks IMX7D_ENET2_TIME_ROOT_SRC>,
222 assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
223 assigned-clock-rates = <0>, <100000000>;
385 assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;
386 assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
393 assigned-clocks = <&clks IMX7D_UART6_ROOT_SRC>;
438 assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>;
[all …]
/freebsd-12.1/crypto/heimdal/lib/roken/
H A Denvironment.c63 read_env_file(FILE *F, char ***env, int *assigned) in read_env_file() argument
72 *assigned = 0; in read_env_file()
100 (*assigned)++; in read_env_file()
117 (*assigned)++; in read_env_file()
133 int assigned; in read_environment() local
139 read_env_file(F, env, &assigned); in read_environment()
141 return assigned; in read_environment()
/freebsd-12.1/sys/contrib/zstd/contrib/pzstd/utils/test/
H A DBufferTest.cpp36 Buffer assigned; in TEST() local
37 assigned = std::move(moved); in TEST()
49 Buffer assigned; in TEST() local
50 assigned = std::move(moved); in TEST()
53 Buffer split = assigned.splitAt(5); in TEST()
57 assigned.subtract(1); in TEST()
/freebsd-12.1/sys/gnu/dts/arm64/freescale/
H A Dimx8qxp.dtsi173 assigned-clocks = <&clk IMX_ADMA_I2C0_CLK>;
174 assigned-clock-rates = <24000000>;
186 assigned-clocks = <&clk IMX_ADMA_I2C1_CLK>;
187 assigned-clock-rates = <24000000>;
199 assigned-clocks = <&clk IMX_ADMA_I2C2_CLK>;
200 assigned-clock-rates = <24000000>;
212 assigned-clocks = <&clk IMX_ADMA_I2C3_CLK>;
213 assigned-clock-rates = <24000000>;
241 assigned-clock-rates = <200000000>;
256 assigned-clock-rates = <200000000>;
[all …]
H A Dimx8mq.dtsi541 assigned-clocks = <&clk IMX8MQ_CLK_USDHC1>;
542 assigned-clock-rates = <400000000>;
604 assigned-clocks = <&clk IMX8MQ_CLK_USB_BUS>,
606 assigned-clock-parents = <&clk IMX8MQ_SYS2_PLL_500M>,
608 assigned-clock-rates = <500000000>, <100000000>;
622 assigned-clocks = <&clk IMX8MQ_CLK_USB_PHY_REF>;
624 assigned-clock-rates = <100000000>;
636 assigned-clocks = <&clk IMX8MQ_CLK_USB_BUS>,
640 assigned-clock-rates = <500000000>, <100000000>;
654 assigned-clocks = <&clk IMX8MQ_CLK_USB_PHY_REF>;
[all …]
/freebsd-12.1/contrib/ncurses/ncurses/base/
H A Dvsscanf.c185 int assigned = 0; in vsscanf()
289 if (assigned == 0) in vsscanf()
290 assigned = EOF; in vsscanf()
333 assigned + 1, chunk, in vsscanf()
340 ++assigned; in vsscanf()
345 returnCode(assigned); in vsscanf()
/freebsd-12.1/sys/gnu/dts/arm64/exynos/
H A Dexynos5433-tm2e.dts20 * TM2 and TM2e differ only by DISP_PLL rate, but define all assigned
24 assigned-clocks = <&cmu_disp CLK_FOUT_DISP_PLL>,
37 assigned-clock-parents = <0>, <0>,
49 assigned-clock-rates = <278000000>, <400000000>;
H A Dexynos5433-tm2.dts20 * TM2 and TM2e differ only by DISP_PLL rate, but define all assigned
24 assigned-clocks = <&cmu_disp CLK_FOUT_DISP_PLL>,
37 assigned-clock-parents = <0>, <0>,
49 assigned-clock-rates = <250000000>, <400000000>;
/freebsd-12.1/sys/gnu/dts/arm64/ti/
H A Dk3-am65-mcu.dtsi66 assigned-clocks = <&k3_clks 0 2>;
67 assigned-clock-rates = <60000000>;
81 assigned-clocks = <&k3_clks 1 2>;
82 assigned-clock-rates = <60000000>;

12345678910>>...18