Home
last modified time | relevance | path

Searched refs:VR2 (Results 1 – 2 of 2) sorted by relevance

/freebsd-12.1/contrib/llvm/lib/Target/Hexagon/
H A DHexagonGenInsert.cpp220 bool operator() (unsigned VR1, unsigned VR2) const { in operator ()()
221 return operator[](VR1) < operator[](VR2); in operator ()()
295 bool operator() (unsigned VR1, unsigned VR2) const;
313 bool operator() (unsigned VR1, unsigned VR2) const;
324 bool RegisterCellLexCompare::operator() (unsigned VR1, unsigned VR2) const { in operator ()()
334 if (VR1 == VR2) in operator ()()
337 const BitTracker::RegisterCell &RC1 = CM.lookup(VR1), &RC2 = CM.lookup(VR2); in operator ()()
348 return BitOrd.BaseOrd[VR1] < BitOrd.BaseOrd[VR2]; in operator ()()
352 if (VR1 == VR2) in operator ()()
355 const BitTracker::RegisterCell &RC2 = CM.lookup(VR2); in operator ()()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/Mips/
H A DMipsSEISelLowering.cpp3027 unsigned VR2 = RegInfo.createVirtualRegister(RC); in emitBPOSGE32() local
3028 BuildMI(*FBB, FBB->end(), DL, TII->get(Mips::ADDiu), VR2) in emitBPOSGE32()
3040 .addReg(VR2) in emitBPOSGE32()