Home
last modified time | relevance | path

Searched refs:SparseBitVector (Results 1 – 14 of 14) sorted by relevance

/freebsd-12.1/contrib/llvm/include/llvm/ADT/
H A DSparseBitVector.h256 class SparseBitVector {
446 SparseBitVector(const SparseBitVector &RHS) in SparseBitVector() function
448 SparseBitVector(SparseBitVector &&RHS) in SparseBitVector() function
457 SparseBitVector& operator=(const SparseBitVector& RHS) {
465 SparseBitVector &operator=(SparseBitVector &&RHS) {
695 SparseBitVector RHS2Copy(RHS2); in intersectWithComplement()
849 inline SparseBitVector<ElementSize>
852 SparseBitVector<ElementSize> Result(LHS);
858 inline SparseBitVector<ElementSize>
867 inline SparseBitVector<ElementSize>
[all …]
/freebsd-12.1/contrib/llvm/lib/DebugInfo/PDB/Native/
H A DHashTable.cpp26 SparseBitVector<> &V) { in readSparseBitVector()
48 SparseBitVector<> &Vec) { in writeSparseBitVector()
/freebsd-12.1/contrib/llvm/include/llvm/DebugInfo/PDB/Native/
H A DHashTable.h32 Error readSparseBitVector(BinaryStreamReader &Stream, SparseBitVector<> &V);
33 Error writeSparseBitVector(BinaryStreamWriter &Writer, SparseBitVector<> &Vec);
272 mutable SparseBitVector<> Present;
273 mutable SparseBitVector<> Deleted;
/freebsd-12.1/contrib/llvm/include/llvm/CodeGen/
H A DLiveIntervalUnion.h34 template <unsigned Element> class SparseBitVector; variable
36 using LiveVirtRegBitSet = SparseBitVector<128>;
H A DLiveVariables.h84 SparseBitVector<> AliveBlocks;
124 SparseBitVector<> PHIJoins;
/freebsd-12.1/contrib/llvm/lib/CodeGen/
H A DLiveDebugValues.cpp182 using VarLocSet = SparseBitVector<>;
438 SparseBitVector<> KillSet; in transferRegisterDef()
H A DLiveVariables.cpp70 for (SparseBitVector<>::iterator I = AliveBlocks.begin(), in dump()
H A DMachineSink.cpp103 SparseBitVector<> RegsToClearKillFlags;
/freebsd-12.1/contrib/llvm/utils/TableGen/
H A DCodeGenRegisters.h225 typedef SparseBitVector<> RegUnitList;
H A DRegisterInfoEmitter.cpp639 DiffVec &diffEncode(DiffVec &V, unsigned InitVal, SparseBitVector<> List) { in diffEncode()
933 SparseBitVector<> RUs = Reg.getNativeRegUnits(); in runMCDesc()
/freebsd-12.1/contrib/llvm/lib/Analysis/
H A DBlockFrequencyInfoImpl.cpp285 SparseBitVector<> SavedIsIrrLoopHeader(std::move(BFI.IsIrrLoopHeader)); in cleanup()
/freebsd-12.1/contrib/llvm/include/llvm/Analysis/
H A DBlockFrequencyInfoImpl.h421 SparseBitVector<> IsIrrLoopHeader;
/freebsd-12.1/contrib/llvm/lib/Target/X86/
H A DX86SpeculativeLoadHardening.cpp1653 SparseBitVector<> LoadDepRegs; in tracePredStateThroughBlocksAndHarden()
/freebsd-12.1/contrib/llvm/lib/Transforms/Scalar/
H A DNewGVN.cpp569 DenseMap<BasicBlock *, SparseBitVector<>> RevisitOnReachabilityChange;