Home
last modified time | relevance | path

Searched refs:SRsrcSub0 (Results 1 – 1 of 1) sorted by relevance

/freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.cpp3714 unsigned SRsrcSub0 = MRI.createVirtualRegister(&AMDGPU::SGPR_32RegClass); in emitLoadSRsrcFromVGPRLoop() local
3721 BuildMI(LoopBB, I, DL, TII.get(AMDGPU::V_READFIRSTLANE_B32), SRsrcSub0) in emitLoadSRsrcFromVGPRLoop()
3731 .addReg(SRsrcSub0) in emitLoadSRsrcFromVGPRLoop()