Home
last modified time | relevance | path

Searched refs:RADEON_PIXCLKS_CNTL (Results 1 – 5 of 5) sorted by relevance

/freebsd-12.1/sys/dev/drm2/radeon/
H A Dradeon_clocks.c531 tmp = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_legacy_set_clock_gating()
545 WREG32_PLL(RADEON_PIXCLKS_CNTL, tmp); in radeon_legacy_set_clock_gating()
598 WREG32_PLL(RADEON_PIXCLKS_CNTL, tmp); in radeon_legacy_set_clock_gating()
720 tmp = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_legacy_set_clock_gating()
729 WREG32_PLL(RADEON_PIXCLKS_CNTL, tmp); in radeon_legacy_set_clock_gating()
774 tmp = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_legacy_set_clock_gating()
789 WREG32_PLL(RADEON_PIXCLKS_CNTL, tmp); in radeon_legacy_set_clock_gating()
825 tmp = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_legacy_set_clock_gating()
840 WREG32_PLL(RADEON_PIXCLKS_CNTL, tmp); in radeon_legacy_set_clock_gating()
898 tmp = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_legacy_set_clock_gating()
[all …]
H A Dradeon_legacy_crtc.c830 uint32_t pixclks_cntl = ((RREG32_PLL(RADEON_PIXCLKS_CNTL) & in radeon_set_pll()
840 WREG32_PLL_P(RADEON_PIXCLKS_CNTL, in radeon_set_pll()
888 WREG32_PLL_P(RADEON_PIXCLKS_CNTL, in radeon_set_pll()
892 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl); in radeon_set_pll()
898 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_set_pll()
998 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl); in radeon_set_pll()
H A Dradeon_legacy_encoders.c111 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_legacy_lvds_update()
112 WREG32_PLL_P(RADEON_PIXCLKS_CNTL, 0, ~RADEON_PIXCLK_LVDS_ALWAYS_ONb); in radeon_legacy_lvds_update()
124 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl); in radeon_legacy_lvds_update()
1578 pixclks_cntl = RREG32_PLL(RADEON_PIXCLKS_CNTL); in radeon_legacy_tv_dac_detect()
1597 WREG32_PLL(RADEON_PIXCLKS_CNTL, tmp); in radeon_legacy_tv_dac_detect()
1671 WREG32_PLL(RADEON_PIXCLKS_CNTL, pixclks_cntl); in radeon_legacy_tv_dac_detect()
H A Dradeon_reg.h1536 #define RADEON_PIXCLKS_CNTL 0x002d macro
/freebsd-12.1/sys/powerpc/powermac/
H A Datibl.c65 #define RADEON_PIXCLKS_CNTL 0x002d macro
249 pixclks_cntl = atibl_pll_rreg(sc, RADEON_PIXCLKS_CNTL); in atibl_setlevel()
250 atibl_pll_wreg(sc, RADEON_PIXCLKS_CNTL, in atibl_setlevel()
259 atibl_pll_wreg(sc, RADEON_PIXCLKS_CNTL, pixclks_cntl); in atibl_setlevel()