Searched refs:OutVal (Results 1 – 4 of 4) sorted by relevance
| /freebsd-12.1/contrib/llvm/lib/Target/Sparc/ |
| H A D | SparcISelLowering.cpp | 319 SDValue OutVal = OutVals[i]; in LowerReturn_64() local
325 OutVal = DAG.getNode(ISD::SIGN_EXTEND, DL, VA.getLocVT(), OutVal); in LowerReturn_64()
328 OutVal = DAG.getNode(ISD::ZERO_EXTEND, DL, VA.getLocVT(), OutVal); in LowerReturn_64()
331 OutVal = DAG.getNode(ISD::ANY_EXTEND, DL, VA.getLocVT(), OutVal); in LowerReturn_64()
340 OutVal = DAG.getNode(ISD::SHL, DL, MVT::i64, OutVal, in LowerReturn_64()
347 OutVal = DAG.getNode(ISD::OR, DL, MVT::i64, OutVal, NV); in LowerReturn_64()
353 Chain = DAG.getCopyToReg(Chain, DL, VA.getLocReg(), OutVal, Flag); in LowerReturn_64()
|
| /freebsd-12.1/contrib/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 635 SDValue &OutVal = OutVals[i]; in LowerCall() local
653 Chain, DL, FINode, OutVal, SizeNode, Out.Flags.getByValAlign(), in LowerCall()
656 OutVal = FINode; in LowerCall()
|
| /freebsd-12.1/contrib/llvm/lib/Target/XCore/ |
| H A D | XCoreISelLowering.cpp | 1594 SDValue OutVal = N->getOperand(3); in PerformDAGCombine() local
1596 if (OutVal.hasOneUse()) { in PerformDAGCombine()
1597 unsigned BitWidth = OutVal.getValueSizeInBits(); in PerformDAGCombine()
1603 if (TLI.ShrinkDemandedConstant(OutVal, DemandedMask, TLO) || in PerformDAGCombine()
1604 TLI.SimplifyDemandedBits(OutVal, DemandedMask, Known, TLO)) in PerformDAGCombine()
|
| /freebsd-12.1/contrib/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGBuilder.cpp | 7944 SDValue OutVal = OutRegs.getCopyFromRegs(DAG, FuncInfo, getCurSDLoc(), in visitInlineAsm() local
7946 StoresToEmit.push_back(std::make_pair(OutVal, Ptr)); in visitInlineAsm()
|