| /freebsd-12.1/contrib/llvm/lib/Target/Mips/ |
| H A D | MipsMCInstLower.cpp | 219 OutMI.setOpcode(Mips::LUi); in lowerLongBranchLUi() 222 OutMI.addOperand(LowerOperand(MI->getOperand(0))); in lowerLongBranchLUi() 247 OutMI.addOperand(MCOperand::createExpr(MipsExpr)); in lowerLongBranchLUi() 257 OutMI.setOpcode(Opcode); in lowerLongBranchADDiu() 281 OutMI.addOperand(LowerOperand(MO)); in lowerLongBranchADDiu() 305 lowerLongBranchLUi(MI, OutMI); in lowerLongBranch() 309 lowerLongBranchADDiu(MI, OutMI, Mips::ADDiu); in lowerLongBranch() 313 lowerLongBranchADDiu(MI, OutMI, Mips::DADDiu); in lowerLongBranch() 319 if (lowerLongBranch(MI, OutMI)) in Lower() 322 OutMI.setOpcode(MI->getOpcode()); in Lower() [all …]
|
| H A D | MipsMCInstLower.h | 38 void Lower(const MachineInstr *MI, MCInst &OutMI) const; 46 void lowerLongBranchLUi(const MachineInstr *MI, MCInst &OutMI) const; 47 void lowerLongBranchADDiu(const MachineInstr *MI, MCInst &OutMI, 49 bool lowerLongBranch(const MachineInstr *MI, MCInst &OutMI) const;
|
| /freebsd-12.1/contrib/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyMCInstLower.cpp | 46 static void removeRegisterOperands(const MachineInstr *MI, MCInst &OutMI); 165 MCInst &OutMI) const { in Lower() 166 OutMI.setOpcode(MI->getOpcode()); in Lower() 267 OutMI.addOperand(MCOp); in Lower() 271 removeRegisterOperands(MI, OutMI); in Lower() 274 static void removeRegisterOperands(const MachineInstr *MI, MCInst &OutMI) { in removeRegisterOperands() argument 292 auto RegOpcode = OutMI.getOpcode(); in removeRegisterOperands() 295 OutMI.setOpcode(StackOpcode); in removeRegisterOperands() 298 for (auto I = OutMI.getNumOperands(); I; --I) { in removeRegisterOperands() 299 auto &MO = OutMI.getOperand(I - 1); in removeRegisterOperands() [all …]
|
| H A D | WebAssemblyMCInstLower.h | 42 void Lower(const MachineInstr *MI, MCInst &OutMI) const;
|
| /freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUMCInstLower.cpp | 57 void lower(const MachineInstr *MI, MCInst &OutMI) const; 67 void lower(const MachineInstr *MI, MCInst &OutMI) const; 165 void AMDGPUMCInstLower::lower(const MachineInstr *MI, MCInst &OutMI) const { in lower() 177 OutMI.setOpcode(TII->pseudoToMCOpcode(AMDGPU::S_SWAPPC_B64)); in lower() 181 OutMI.addOperand(Dest); in lower() 182 OutMI.addOperand(Src); in lower() 196 OutMI.setOpcode(MCOpcode); in lower() 201 OutMI.addOperand(MCOp); in lower() 363 void R600MCInstLower::lower(const MachineInstr *MI, MCInst &OutMI) const { in lower() 364 OutMI.setOpcode(MI->getOpcode()); in lower() [all …]
|
| /freebsd-12.1/contrib/llvm/lib/Target/X86/ |
| H A D | X86MCInstLower.cpp | 442 switch (OutMI.getOpcode()) { in Lower() 488 OutMI.setOpcode(NewOpc); in Lower() 502 OutMI.setOpcode(NewOpc); in Lower() 516 OutMI = MCInst(); in Lower() 517 OutMI.setOpcode(Opcode); in Lower() 518 OutMI.addOperand(Saved); in Lower() 524 OutMI = MCInst(); in Lower() 531 OutMI = MCInst(); in Lower() 540 OutMI = MCInst(); in Lower() 565 OutMI = MCInst(); in Lower() [all …]
|
| /freebsd-12.1/contrib/llvm/lib/Target/AArch64/ |
| H A D | AArch64MCInstLower.cpp | 295 void AArch64MCInstLower::Lower(const MachineInstr *MI, MCInst &OutMI) const { in Lower() 296 OutMI.setOpcode(MI->getOpcode()); in Lower() 301 OutMI.addOperand(MCOp); in Lower() 304 switch (OutMI.getOpcode()) { in Lower() 306 OutMI = MCInst(); in Lower() 307 OutMI.setOpcode(AArch64::RET); in Lower() 308 OutMI.addOperand(MCOperand::createReg(AArch64::LR)); in Lower() 311 OutMI = MCInst(); in Lower() 312 OutMI.setOpcode(AArch64::RET); in Lower() 313 OutMI.addOperand(MCOperand::createReg(AArch64::LR)); in Lower()
|
| /freebsd-12.1/contrib/llvm/lib/Target/BPF/ |
| H A D | BPFMCInstLower.cpp | 48 void BPFMCInstLower::Lower(const MachineInstr *MI, MCInst &OutMI) const { in Lower() 49 OutMI.setOpcode(MI->getOpcode()); in Lower() 82 OutMI.addOperand(MCOp); in Lower()
|
| H A D | BPFMCInstLower.h | 35 void Lower(const MachineInstr *MI, MCInst &OutMI) const;
|
| /freebsd-12.1/contrib/llvm/lib/Target/Sparc/ |
| H A D | SparcMCInstLower.cpp | 95 MCInst &OutMI, in LowerSparcMachineInstrToMCInst() argument 99 OutMI.setOpcode(MI->getOpcode()); in LowerSparcMachineInstrToMCInst() 106 OutMI.addOperand(MCOp); in LowerSparcMachineInstrToMCInst()
|
| /freebsd-12.1/contrib/llvm/lib/Target/RISCV/ |
| H A D | RISCVMCInstLower.cpp | 99 void llvm::LowerRISCVMachineInstrToMCInst(const MachineInstr *MI, MCInst &OutMI, in LowerRISCVMachineInstrToMCInst() argument 101 OutMI.setOpcode(MI->getOpcode()); in LowerRISCVMachineInstrToMCInst() 106 OutMI.addOperand(MCOp); in LowerRISCVMachineInstrToMCInst()
|
| H A D | RISCV.h | 31 void LowerRISCVMachineInstrToMCInst(const MachineInstr *MI, MCInst &OutMI,
|
| /freebsd-12.1/contrib/llvm/lib/Target/SystemZ/ |
| H A D | SystemZMCInstLower.cpp | 95 void SystemZMCInstLower::lower(const MachineInstr *MI, MCInst &OutMI) const { in lower() 96 OutMI.setOpcode(MI->getOpcode()); in lower() 101 OutMI.addOperand(lowerOperand(MO)); in lower()
|
| H A D | SystemZMCInstLower.h | 33 void lower(const MachineInstr *MI, MCInst &OutMI) const;
|
| /freebsd-12.1/contrib/llvm/lib/Target/AVR/ |
| H A D | AVRMCInstLower.cpp | 63 void AVRMCInstLower::lowerInstruction(const MachineInstr &MI, MCInst &OutMI) const { in lowerInstruction() 64 OutMI.setOpcode(MI.getOpcode()); in lowerInstruction() 107 OutMI.addOperand(MCOp); in lowerInstruction()
|
| H A D | AVRMCInstLower.h | 32 void lowerInstruction(const MachineInstr &MI, MCInst &OutMI) const;
|
| /freebsd-12.1/contrib/llvm/lib/Target/ARC/ |
| H A D | ARCMCInstLower.cpp | 105 void ARCMCInstLower::Lower(const MachineInstr *MI, MCInst &OutMI) const { in Lower() 106 OutMI.setOpcode(MI->getOpcode()); in Lower() 113 OutMI.addOperand(MCOp); in Lower()
|
| H A D | ARCMCInstLower.h | 34 void Lower(const MachineInstr *MI, MCInst &OutMI) const;
|
| /freebsd-12.1/contrib/llvm/lib/Target/XCore/ |
| H A D | XCoreMCInstLower.cpp | 104 void XCoreMCInstLower::Lower(const MachineInstr *MI, MCInst &OutMI) const { in Lower() 105 OutMI.setOpcode(MI->getOpcode()); in Lower() 112 OutMI.addOperand(MCOp); in Lower()
|
| H A D | XCoreMCInstLower.h | 32 void Lower(const MachineInstr *MI, MCInst &OutMI) const;
|
| /freebsd-12.1/contrib/llvm/lib/Target/MSP430/ |
| H A D | MSP430MCInstLower.cpp | 116 void MSP430MCInstLower::Lower(const MachineInstr *MI, MCInst &OutMI) const { in Lower() 117 OutMI.setOpcode(MI->getOpcode()); in Lower() 158 OutMI.addOperand(MCOp); in Lower()
|
| H A D | MSP430MCInstLower.h | 34 void Lower(const MachineInstr *MI, MCInst &OutMI) const;
|
| /freebsd-12.1/contrib/llvm/lib/Target/Lanai/ |
| H A D | LanaiMCInstLower.cpp | 94 void LanaiMCInstLower::Lower(const MachineInstr *MI, MCInst &OutMI) const { in Lower() 95 OutMI.setOpcode(MI->getOpcode()); in Lower() 137 OutMI.addOperand(MCOp); in Lower()
|
| /freebsd-12.1/contrib/llvm/lib/Target/ARM/ |
| H A D | ARMMCInstLower.cpp | 124 void llvm::LowerARMMachineInstrToMCInst(const MachineInstr *MI, MCInst &OutMI, in LowerARMMachineInstrToMCInst() argument 126 OutMI.setOpcode(MI->getOpcode()); in LowerARMMachineInstrToMCInst() 164 OutMI.addOperand(MCOp); in LowerARMMachineInstrToMCInst()
|
| /freebsd-12.1/contrib/llvm/lib/Target/PowerPC/ |
| H A D | PPCMCInstLower.cpp | 151 void llvm::LowerPPCMachineInstrToMCInst(const MachineInstr *MI, MCInst &OutMI, in LowerPPCMachineInstrToMCInst() argument 153 OutMI.setOpcode(MI->getOpcode()); in LowerPPCMachineInstrToMCInst() 159 OutMI.addOperand(MCOp); in LowerPPCMachineInstrToMCInst()
|