| /freebsd-12.1/contrib/llvm/lib/Target/Lanai/InstPrinter/ |
| H A D | LanaiInstPrinter.cpp | 224 const MCOperand &OffsetOp, in printMemoryImmediateOffset() argument
226 assert((OffsetOp.isImm() || OffsetOp.isExpr()) && "Immediate expected"); in printMemoryImmediateOffset()
227 if (OffsetOp.isImm()) { in printMemoryImmediateOffset()
229 OS << OffsetOp.getImm(); in printMemoryImmediateOffset()
231 OffsetOp.getExpr()->print(OS, &MAI); in printMemoryImmediateOffset()
238 const MCOperand &OffsetOp = MI->getOperand(OpNo + 1); in printMemRiOperand() local
243 printMemoryImmediateOffset<16>(MAI, OffsetOp, OS); in printMemRiOperand()
253 const MCOperand &OffsetOp = MI->getOperand(OpNo + 1); in printMemRrOperand() local
266 OS << "%" << getRegisterName(OffsetOp.getReg()); in printMemRrOperand()
274 const MCOperand &OffsetOp = MI->getOperand(OpNo + 1); in printMemSplsOperand() local
[all …]
|
| /freebsd-12.1/contrib/llvm/lib/Target/AVR/InstPrinter/ |
| H A D | AVRInstPrinter.cpp | 150 const MCOperand &OffsetOp = MI->getOperand(OpNo + 1); in printMemri() local
156 if (OffsetOp.isImm()) { in printMemri()
157 int64_t Offset = OffsetOp.getImm(); in printMemri()
163 } else if (OffsetOp.isExpr()) { in printMemri()
164 O << *OffsetOp.getExpr(); in printMemri()
|
| /freebsd-12.1/contrib/llvm/lib/Target/AVR/MCTargetDesc/ |
| H A D | AVRMCCodeEmitter.cpp | 138 auto OffsetOp = MI.getOperand(OpNo + 1); in encodeMemri() local
157 if (OffsetOp.isImm()) { in encodeMemri()
158 OffsetBits = OffsetOp.getImm(); in encodeMemri()
159 } else if (OffsetOp.isExpr()) { in encodeMemri()
161 Fixups.push_back(MCFixup::create(0, OffsetOp.getExpr(), in encodeMemri()
|
| /freebsd-12.1/contrib/llvm/lib/Target/BPF/InstPrinter/ |
| H A D | BPFInstPrinter.cpp | 68 const MCOperand &OffsetOp = MI->getOperand(OpNo + 1); in printMemOperand() local
75 if (OffsetOp.isImm()) { in printMemOperand()
76 auto Imm = OffsetOp.getImm(); in printMemOperand()
|
| /freebsd-12.1/contrib/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyRegisterInfo.cpp | 118 unsigned OffsetOp = MRI.createVirtualRegister(PtrRC); in eliminateFrameIndex() local
120 OffsetOp) in eliminateFrameIndex()
126 .addReg(OffsetOp); in eliminateFrameIndex()
|
| /freebsd-12.1/contrib/llvm/lib/Target/Hexagon/ |
| H A D | HexagonOptAddrMode.cpp | 162 const MachineOperand &OffsetOp = MI.getOperand(3); in canRemoveAddasl() local
163 if (!OffsetOp.isImm() || OffsetOp.getImm() > 3) in canRemoveAddasl()
369 MachineOperand OffsetOp = MID.mayLoad() ? MI->getOperand(2) in processAddUses() local
371 if (!OffsetOp.isImm()) in processAddUses()
374 int64_t newOffset = OffsetOp.getImm() + AddMI->getOperand(2).getImm(); in processAddUses()
420 MachineOperand &OffsetOp = MID.mayLoad() ? UseMI->getOperand(2) in updateAddUses() local
425 OffsetOp.setImm(ImmOp.getImm() + OffsetOp.getImm()); in updateAddUses()
|
| H A D | HexagonInstrInfo.cpp | 1889 const MachineOperand &OffsetOp = MI.getOperand(OffsetPos); in getIncrementValue() local
1890 if (OffsetOp.isImm()) { in getIncrementValue()
1891 Value = OffsetOp.getImm(); in getIncrementValue()
3133 const MachineOperand &OffsetOp = MI.getOperand(OffsetPos); in getBaseAndOffset() local
3134 if (!OffsetOp.isImm()) in getBaseAndOffset()
3136 Offset = OffsetOp.getImm(); in getBaseAndOffset()
|
| /freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 367 MachineOperand *OffsetOp = TII->getNamedOperand(MI, AMDGPU::OpName::offset); in resolveFrameIndex() local
368 int64_t NewOffset = OffsetOp->getImm() + Offset; in resolveFrameIndex()
372 OffsetOp->setImm(NewOffset); in resolveFrameIndex()
|
| /freebsd-12.1/contrib/llvm/lib/Target/AArch64/ |
| H A D | AArch64FrameLowering.cpp | 1329 const MachineOperand &OffsetOp = Pop->getOperand(Pop->getNumOperands() - 1); in emitEpilogue() local
1331 if (OffsetOp.getImm() == 0) in emitEpilogue()
|
| H A D | AArch64ISelDAGToDAG.cpp | 1165 ConstantSDNode *OffsetOp = cast<ConstantSDNode>(LD->getOffset()); in tryIndexedLoad() local
1166 int OffsetVal = (int)OffsetOp->getZExtValue(); in tryIndexedLoad()
|
| /freebsd-12.1/contrib/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 3564 const MCOperand &OffsetOp = Inst.getOperand(2); in expandMemInst() local
3586 if (OffsetOp.isImm()) { in expandMemInst()
3587 int64_t LoOffset = OffsetOp.getImm() & 0xffff; in expandMemInst()
3588 int64_t HiOffset = OffsetOp.getImm() & ~0xffff; in expandMemInst()
3609 assert(OffsetOp.isExpr() && "expected expression operand kind"); in expandMemInst()
3610 const MCExpr *ExprOffset = OffsetOp.getExpr(); in expandMemInst()
|
| /freebsd-12.1/contrib/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAG.cpp | 6590 SDValue OffsetOp) { in InferPointerInfo() argument
6592 if (ConstantSDNode *OffsetNode = dyn_cast<ConstantSDNode>(OffsetOp)) in InferPointerInfo()
6594 if (OffsetOp.isUndef()) in InferPointerInfo()
|