Home
last modified time | relevance | path

Searched refs:MaskReg (Results 1 – 4 of 4) sorted by relevance

/freebsd-12.1/contrib/llvm/lib/Target/RISCV/
H A DRISCVExpandPseudoInsts.cpp199 unsigned MaskReg, unsigned ScratchReg) { in insertMaskedMerge() argument
201 assert(OldValReg != MaskReg && "OldValReg and MaskReg must be unique"); in insertMaskedMerge()
202 assert(ScratchReg != MaskReg && "ScratchReg and MaskReg must be unique"); in insertMaskedMerge()
212 .addReg(MaskReg); in insertMaskedMerge()
227 unsigned MaskReg = MI.getOperand(4).getReg(); in doMaskedAtomicBinOpExpansion() local
367 unsigned MaskReg = MI.getOperand(5).getReg(); in expandAtomicMinMaxOp() local
383 .addReg(MaskReg); in expandAtomicMinMaxOp()
426 MaskReg, Scratch1Reg); in expandAtomicMinMaxOp()
509 unsigned MaskReg = MI.getOperand(5).getReg(); in expandAtomicCmpXchg() local
514 .addReg(MaskReg); in expandAtomicCmpXchg()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/Mips/MCTargetDesc/
H A DMipsNaClELFStreamer.cpp102 void emitMask(unsigned AddrReg, unsigned MaskReg, in emitMask() argument
108 MaskInst.addOperand(MCOperand::createReg(MaskReg)); in emitMask()
/freebsd-12.1/contrib/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp9957 unsigned MaskReg = RegInfo.createVirtualRegister(GPRC); in EmitPartwordAtomicBinary() local
10031 BuildMI(BB, dl, TII->get(PPC::SLW), MaskReg) in EmitPartwordAtomicBinary()
10045 .addReg(MaskReg); in EmitPartwordAtomicBinary()
10046 BuildMI(BB, dl, TII->get(PPC::AND), Tmp3Reg).addReg(TmpReg).addReg(MaskReg); in EmitPartwordAtomicBinary()
10053 .addReg(MaskReg); in EmitPartwordAtomicBinary()
10775 unsigned MaskReg = RegInfo.createVirtualRegister(GPRC); in EmitInstrWithCustomInserter() local
10861 BuildMI(BB, dl, TII->get(PPC::SLW), MaskReg) in EmitInstrWithCustomInserter()
10866 .addReg(MaskReg); in EmitInstrWithCustomInserter()
10869 .addReg(MaskReg); in EmitInstrWithCustomInserter()
10877 .addReg(MaskReg); in EmitInstrWithCustomInserter()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/X86/
H A DX86InstrInfo.cpp4221 unsigned MaskReg = MIB->getOperand(1).getReg(); in expandPostRAPseudo() local
4229 MIB.addReg(Reg, RegState::Undef).addReg(MaskReg, MaskState) in expandPostRAPseudo()