Home
last modified time | relevance | path

Searched refs:LiveIn (Results 1 – 22 of 22) sorted by relevance

/freebsd-12.1/contrib/llvm/lib/Target/PowerPC/
H A DPPCMachineFunctionInfo.cpp48 for (const std::pair<unsigned, ISD::ArgFlagsTy> &LiveIn : LiveInAttrs) in isLiveInSExt() local
49 if (LiveIn.first == VReg) in isLiveInSExt()
50 return LiveIn.second.isSExt(); in isLiveInSExt()
55 for (const std::pair<unsigned, ISD::ArgFlagsTy> &LiveIn : LiveInAttrs) in isLiveInZExt() local
56 if (LiveIn.first == VReg) in isLiveInZExt()
57 return LiveIn.second.isZExt(); in isLiveInZExt()
/freebsd-12.1/contrib/llvm/lib/Target/Hexagon/
H A DRDFLiveness.cpp804 RefMap LiveIn; in computeLiveIns() local
805 traverse(&MF.front(), LiveIn); in computeLiveIns()
876 BitVector LiveIn(TRI.getNumRegs()), Live(TRI.getNumRegs()); in resetKills() local
877 CopyLiveIns(B, LiveIn); in resetKills()
978 LiveIn[S.first].insert(S.second.begin(), S.second.end()); in traverse()
993 RefMap LiveInCopy = LiveIn; in traverse()
994 LiveIn.clear(); in traverse()
998 NodeRefSet &NewDefs = LiveIn[LRef.Reg]; // To be filled. in traverse()
1062 emptify(LiveIn); in traverse()
1081 LiveIn[RR.Reg].insert({D.Id,RR.Mask}); in traverse()
[all …]
H A DRDFLiveness.h138 void traverse(MachineBasicBlock *B, RefMap &LiveIn);
/freebsd-12.1/contrib/llvm/lib/CodeGen/
H A DSafeStackColoring.cpp113 BlockInfo.LiveIn.resize(NumAllocas); in collectMarkers()
192 if (LocalLiveIn.test(BlockInfo.LiveIn)) { in calculateLocalLiveness()
194 BlockInfo.LiveIn |= LocalLiveIn; in calculateLocalLiveness()
221 if (BlockInfo.LiveIn.test(AllocaNo)) { in calculateLiveIntervals()
270 << ", livein " << BlockInfo.LiveIn << ", liveout " in dumpBlockLiveness()
H A DLiveRangeCalc.cpp62 LiveIn.clear(); in reset()
218 for (const LiveInBlock &I : LiveIn) { in updateFromLiveIns()
238 LiveIn.clear(); in updateFromLiveIns()
424 LiveIn.clear(); in findReachingDefs()
467 LiveIn.reserve(WorkList.size()); in findReachingDefs()
475 LiveIn.back().Kill = Use; in findReachingDefs()
493 for (LiveInBlock &I : LiveIn) { in updateSSA()
H A DLiveRangeCalc.h125 SmallVector<LiveInBlock, 16> LiveIn; variable
274 LiveIn.push_back(LiveInBlock(LR, DomNode, Kill));
H A DStackColoring.cpp396 BitVector LiveIn; member
547 dumpBV("LIVE_IN", BlockInfo.LiveIn); in dumpBB()
798 if (LocalLiveIn.test(BlockInfo.LiveIn)) { in calculateLocalLiveness()
800 BlockInfo.LiveIn |= LocalLiveIn; in calculateLocalLiveness()
828 for (int pos = MBBLiveness.LiveIn.find_first(); pos != -1; in calculateLiveIntervals()
829 pos = MBBLiveness.LiveIn.find_next(pos)) { in calculateLiveIntervals()
H A DMachineCSE.cpp666 unsigned LiveIn = PhysDefs.pop_back_val(); in ProcessBlock() local
667 if (!MBB->isLiveIn(LiveIn)) in ProcessBlock()
668 MBB->addLiveIn(LiveIn); in ProcessBlock()
H A DSafeStackColoring.h50 BitVector LiveIn; member
H A DMIRPrinter.cpp298 yaml::MachineFunctionLiveIn LiveIn; in convert() local
299 printRegMIR(LI.first, LiveIn.Register, TRI); in convert()
301 printRegMIR(LI.second, LiveIn.VirtualRegister, TRI); in convert()
302 MF.LiveIns.push_back(LiveIn); in convert()
H A DBranchRelaxation.cpp463 for (const MachineBasicBlock::RegisterMaskPair &LiveIn : Succ->liveins()) in fixupUnconditionalBranch() local
464 BranchBB->addLiveIn(LiveIn); in fixupUnconditionalBranch()
H A DRegAllocGreedy.cpp1185 BC.Entry = BI.LiveIn ? SpillPlacement::PrefReg : SpillPlacement::DontCare; in addSplitConstraints()
1199 if (BI.LiveIn) { in addSplitConstraints()
1410 if (BI.LiveIn && BI.LiveOut && BI.FirstDef) in calcSpillCost()
1587 if (EnableAdvancedRASplitCost && Cand.Intf.hasInterference() && BI.LiveIn && in calcGlobalSplitCost()
1608 if (BI.LiveIn) in calcGlobalSplitCost()
1685 if (BI.LiveIn) { in splitAroundRegion()
2146 BI.LiveIn ? BI.FirstInstr.getBaseIndex() : BI.FirstInstr; in calcGapWeights()
2327 const bool LiveBefore = SplitBefore != 0 || BI.LiveIn; in tryLocalSplit()
2421 bool LiveBefore = BestBefore != 0 || BI.LiveIn; in tryLocalSplit()
H A DSplitKit.cpp254 BI.LiveIn = LVI->start <= Start; in calcLiveBlockInfo()
257 if (!BI.LiveIn) { in calcLiveBlockInfo()
284 BI.LiveIn = false; in calcLiveBlockInfo()
1565 if (BI.LiveIn && BI.LiveOut) in shouldSplitSingleBlock()
1715 assert(BI.LiveIn && "Must be live-in"); in splitRegInBlock()
1805 << (BI.LiveIn ? ", stack-in" : ", defined in block")); in splitRegOutBlock()
1813 if (!BI.LiveIn && (!EnterAfter || EnterAfter <= BI.FirstInstr)) { in splitRegOutBlock()
H A DRegisterPressure.cpp895 LaneBitmask LiveIn = Use.LaneMask & ~LiveMask; in advance() local
896 if (LiveIn.any()) { in advance()
897 discoverLiveIn(RegisterMaskPair(Reg, LiveIn)); in advance()
898 increaseRegPressure(Reg, LiveMask, LiveMask | LiveIn); in advance()
899 LiveRegs.insert(RegisterMaskPair(Reg, LiveIn)); in advance()
H A DSplitKit.h126 bool LiveIn; ///< Current reg is live in. member
H A DMachineBasicBlock.cpp491 bool LiveIn = isLiveIn(PhysReg); in addLiveIn() local
497 if (LiveIn) in addLiveIn()
510 if (!LiveIn) in addLiveIn()
/freebsd-12.1/contrib/llvm/lib/CodeGen/MIRParser/
H A DMIRParser.cpp480 for (const auto &LiveIn : YamlMF.LiveIns) { in parseRegisterInfo() local
482 if (parseNamedRegisterReference(PFS, Reg, LiveIn.Register.Value, Error)) in parseRegisterInfo()
483 return error(Error, LiveIn.Register.SourceRange); in parseRegisterInfo()
485 if (!LiveIn.VirtualRegister.Value.empty()) { in parseRegisterInfo()
487 if (parseVirtualRegisterReference(PFS, Info, LiveIn.VirtualRegister.Value, in parseRegisterInfo()
489 return error(Error, LiveIn.VirtualRegister.SourceRange); in parseRegisterInfo()
/freebsd-12.1/contrib/llvm/lib/Transforms/Scalar/
H A DRewriteStatepointsForGC.cpp244 MapVector<BasicBlock *, SetVector<Value *>> LiveIn; member
2699 checkBasicSSA(DT, Data.LiveIn[&BB], BB.getTerminator()); in checkBasicSSA()
2720 Data.LiveIn[&BB] = Data.LiveSet[&BB]; in computeLiveInValues()
2721 Data.LiveIn[&BB].set_union(Data.LiveOut[&BB]); in computeLiveInValues()
2722 Data.LiveIn[&BB].set_subtract(Data.KillSet[&BB]); in computeLiveInValues()
2723 if (!Data.LiveIn[&BB].empty()) in computeLiveInValues()
2736 assert(Data.LiveIn.count(Succ)); in computeLiveInValues()
2737 LiveOut.set_union(Data.LiveIn[Succ]); in computeLiveInValues()
2753 assert(Data.LiveIn.count(BB)); in computeLiveInValues()
2754 const SetVector<Value *> &OldLiveIn = Data.LiveIn[BB]; in computeLiveInValues()
[all …]
/freebsd-12.1/contrib/llvm/include/llvm/CodeGen/
H A DMIRYamlMapping.h189 static void mapping(IO &YamlIO, MachineFunctionLiveIn &LiveIn) {
190 YamlIO.mapRequired("reg", LiveIn.Register);
192 "virtual-reg", LiveIn.VirtualRegister,
/freebsd-12.1/contrib/llvm/lib/Target/X86/
H A DShadowCallStack.cpp238 for (auto &LiveIn : MBB.liveins()) in runOnMachineFunction() local
239 UsedRegs.set(LiveIn.PhysReg); in runOnMachineFunction()
/freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/
H A DGCNSchedStrategy.cpp445 auto LiveIn = std::move(LiveInIt->second); in computeBlockPressure() local
446 RPTracker.reset(*MBB->begin(), &LiveIn); in computeBlockPressure()
/freebsd-12.1/contrib/llvm/lib/CodeGen/GlobalISel/
H A DIRTranslator.cpp1871 for (const MachineBasicBlock::RegisterMaskPair &LiveIn : EntryBB->liveins()) in runOnMachineFunction() local
1872 NewEntryBB.addLiveIn(LiveIn); in runOnMachineFunction()