Home
last modified time | relevance | path

Searched refs:Instructions (Results 1 – 25 of 210) sorted by relevance

123456789

/freebsd-12.1/contrib/llvm/lib/Target/Mips/
H A DMipsInstructionSelector.cpp246 SmallVector<struct Instr, 2> Instructions; in select() local
256 Instructions.emplace_back(Mips::XOR, Temp, LHS, RHS); in select()
260 Instructions.emplace_back(Mips::XOR, Temp, LHS, RHS); in select()
267 Instructions.emplace_back(Mips::SLTu, Temp, LHS, RHS); in select()
268 Instructions.emplace_back(Mips::XORi, ICMPReg, Temp, 1); in select()
274 Instructions.emplace_back(Mips::SLTu, Temp, RHS, LHS); in select()
275 Instructions.emplace_back(Mips::XORi, ICMPReg, Temp, 1); in select()
278 Instructions.emplace_back(Mips::SLT, ICMPReg, RHS, LHS); in select()
281 Instructions.emplace_back(Mips::SLT, Temp, LHS, RHS); in select()
288 Instructions.emplace_back(Mips::SLT, Temp, RHS, LHS); in select()
[all …]
H A DMicroMipsInstrInfo.td717 /// Compact Branch Instructions
783 /// Shift Instructions
807 /// Load and Store Instructions - aligned
891 /// Load and Store Pair Instructions
929 /// Multiply Add/Sub Instructions
945 /// Sign Ext In Register Instructions.
962 /// Jump Instructions
979 /// Jump Instructions - Short Delay Slot
985 /// Branch Instructions
1015 /// Control Instructions
[all …]
/freebsd-12.1/contrib/llvm/lib/MCA/Stages/
H A DEntryStage.cpp37 Instructions.emplace_back(std::move(Inst)); in getNextInstruction()
60 auto Range = make_range(&Instructions[NumRetired], Instructions.end()); in cycleEnd()
65 NumRetired = std::distance(Instructions.begin(), It); in cycleEnd()
67 if ((NumRetired * 2) >= Instructions.size()) { in cycleEnd()
68 Instructions.erase(Instructions.begin(), It); in cycleEnd()
/freebsd-12.1/contrib/llvm/include/llvm/DebugInfo/DWARF/
H A DDWARFDebugFrame.h55 iterator begin() { return Instructions.begin(); } in begin()
57 iterator end() { return Instructions.end(); } in end()
58 const_iterator end() const { return Instructions.end(); } in end()
61 bool empty() const { return Instructions.empty(); } in empty()
79 std::vector<Instruction> Instructions;
86 Instructions.push_back(Instruction(Opcode)); in addInstruction()
91 Instructions.push_back(Instruction(Opcode)); in addInstruction()
92 Instructions.back().Ops.push_back(Operand1); in addInstruction()
97 Instructions.push_back(Instruction(Opcode)); in addInstruction()
98 Instructions.back().Ops.push_back(Operand1); in addInstruction()
[all …]
/freebsd-12.1/contrib/llvm/utils/TableGen/
H A DCodeGenTarget.h53 std::unique_ptr<CodeGenInstruction>> Instructions; variable
137 if (Instructions.empty()) ReadInstructions(); in getInstructions()
138 return Instructions; in getInstructions()
143 if (Instructions.empty()) ReadInstructions(); in getInstruction()
144 auto I = Instructions.find(InstRec); in getInstruction()
145 assert(I != Instructions.end() && "Not an instruction"); in getInstruction()
H A DAsmWriterEmitter.cpp61 std::vector<AsmWriterInst> Instructions; member in __anonb02949d80111::AsmWriterEmitter
172 const AsmWriterInst &Inst = Instructions[i]; in FindUniqueOperandCommands()
296 for (AsmWriterInst &AWI : Instructions) { in EmitPrintInstruction()
309 for (AsmWriterInst &AWI : Instructions) { in EmitPrintInstruction()
363 OpcodeInfo[Instructions[Idx].CGIIndex] |= in EmitPrintInstruction()
366 AsmWriterInst &Inst = Instructions[Idx]; in EmitPrintInstruction()
472 auto I = llvm::remove_if(Instructions, in EmitPrintInstruction()
474 Instructions.erase(I, Instructions.end()); in EmitPrintInstruction()
479 std::reverse(Instructions.begin(), Instructions.end()); in EmitPrintInstruction()
486 if (!Instructions.empty()) { in EmitPrintInstruction()
[all …]
/freebsd-12.1/contrib/llvm/lib/MC/
H A DMCStreamer.cpp420 CurFrame->Instructions.push_back(Instruction); in EmitCFIDefCfa()
431 CurFrame->Instructions.push_back(Instruction); in EmitCFIDefCfaOffset()
441 CurFrame->Instructions.push_back(Instruction); in EmitCFIAdjustCfaOffset()
451 CurFrame->Instructions.push_back(Instruction); in EmitCFIDefCfaRegister()
770 CurFrame->Instructions.push_back(Inst); in EmitWinCFIPushReg()
792 CurFrame->Instructions.push_back(Inst); in EmitWinCFISetFrame()
809 CurFrame->Instructions.push_back(Inst); in EmitWinCFIAllocStack()
826 CurFrame->Instructions.push_back(Inst); in EmitWinCFISaveReg()
841 CurFrame->Instructions.push_back(Inst); in EmitWinCFISaveXMM()
848 if (!CurFrame->Instructions.empty()) in EmitWinCFIPushFrame()
[all …]
H A DMCWin64EH.cpp184 uint8_t numCodes = CountOfUnwindCodes(info->Instructions); in EmitUnwindInfo()
189 WinEH::Instruction &frameInst = info->Instructions[info->LastFrameInst]; in EmitUnwindInfo()
196 uint8_t numInst = info->Instructions.size(); in EmitUnwindInfo()
198 WinEH::Instruction inst = info->Instructions.back(); in EmitUnwindInfo()
199 info->Instructions.pop_back(); in EmitUnwindInfo()
507 uint32_t PrologCodeBytes = ARM64CountOfUnwindCodes(info->Instructions); in ARM64EmitUnwindInfo()
581 uint8_t numInst = info->Instructions.size(); in ARM64EmitUnwindInfo()
583 WinEH::Instruction inst = info->Instructions.back(); in ARM64EmitUnwindInfo()
584 info->Instructions.pop_back(); in ARM64EmitUnwindInfo()
/freebsd-12.1/contrib/llvm/lib/Target/X86/MCTargetDesc/
H A DX86WinCOFFTargetStreamer.cpp64 SmallVector<FPOInstruction, 5> Instructions; member
188 if (!CurFPOData->Instructions.empty()) { in emitFPOEndProc()
190 CurFPOData->Instructions.clear(); in emitFPOEndProc()
211 CurFPOData->Instructions.push_back(Inst); in emitFPOSetFrame()
222 CurFPOData->Instructions.push_back(Inst); in emitFPOPushReg()
233 CurFPOData->Instructions.push_back(Inst); in emitFPOStackAlloc()
240 if (!llvm::any_of(CurFPOData->Instructions, [](const FPOInstruction &Inst) { in emitFPOStackAlign()
251 CurFPOData->Instructions.push_back(Inst); in emitFPOStackAlign()
415 for (const FPOInstruction &Inst : FPO->Instructions) { in emitFPOData()
/freebsd-12.1/contrib/llvm/tools/llvm-mca/
H A DCodeRegion.h54 std::vector<llvm::MCInst> Instructions; variable
67 Instructions.emplace_back(Instruction); in addInstruction()
74 bool empty() const { return Instructions.empty(); } in empty()
77 llvm::ArrayRef<llvm::MCInst> getInstructions() const { return Instructions; } in getInstructions()
/freebsd-12.1/contrib/llvm/tools/llvm-mca/Views/
H A DSummaryView.cpp64 unsigned Instructions = Source.size(); in printView() local
65 unsigned Iterations = (LastInstructionIdx / Instructions) + 1; in printView()
66 unsigned TotalInstructions = Instructions * Iterations; in printView()
/freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/
H A DSIWholeQuadMode.cpp155 DenseMap<const MachineInstr *, InstrInfo> Instructions; member in __anonea5d1cc30111::SIWholeQuadMode
235 auto III = Instructions.find(&MI); in printInfo()
236 if (III == Instructions.end()) in printInfo()
248 InstrInfo &II = Instructions[&MI]; in markInstruction()
325 InstrInfo &III = Instructions[&MI]; in scanInstructions()
426 Instructions[&MI].Needs = StateWQM; in propagateInstruction()
443 InstrInfo &PrevII = Instructions[PrevMI]; in propagateInstruction()
470 InstrInfo &LastII = Instructions[LastMI]; in propagateBlock()
727 auto III = Instructions.find(&MI); in processBlock()
728 if (III != Instructions.end()) { in processBlock()
[all …]
/freebsd-12.1/contrib/llvm/lib/Transforms/Scalar/
H A DLoopRerollPass.cpp212 return Instructions.front(); in getPHI()
217 return Instructions.back(); in getReducedValue()
222 return Instructions[i+1]; in get()
230 return Instructions.size()-1; in size()
238 return std::next(Instructions.begin()); in begin()
243 return std::next(Instructions.begin()); in begin()
251 SmallInstructionVector Instructions; member
616 Instruction *C = Instructions.front(); in add()
630 Instructions.push_back(C); in add()
634 if (Instructions.size() < 2 || in add()
[all …]
H A DLoopDistribute.cpp514 auto Instructions = in computePartitionSetForPointers() local
520 for (Instruction *Inst : Instructions) { in computePartitionSetForPointers()
635 const SmallVectorImpl<Instruction *> &Instructions, in MemoryInstructionDependences() argument
637 Accesses.append(Instructions.begin(), Instructions.end()); in MemoryInstructionDependences()
648 LLVM_DEBUG(Dep.print(dbgs(), 2, Instructions)); in MemoryInstructionDependences()
/freebsd-12.1/contrib/llvm/lib/Target/SystemZ/
H A DSystemZInstrSystem.td18 // Program-Status Word Instructions.
60 // Control Register Instructions.
96 // Prefix-Register Instructions.
108 // Storage-Key and Real Memory Instructions.
150 // Dynamic-Address-Translation Instructions.
205 // Memory-move Instructions.
233 // Address-Space Instructions.
275 // Linkage-Stack Instructions.
297 // Time-Related Instructions.
336 // CPU-Related Instructions.
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/Sparc/
H A DSparcInstrVIS.td30 // For VIS Instructions with no operand.
35 // For VIS Instructions with only rs1, rd operands.
42 // For VIS Instructions with only rs2, rd operands.
49 // For VIS Instructions with only rd operand.
56 // VIS 1 Instructions
148 // VIS 2 Instructions.
165 // VIS 3 Instructions.
H A DSparcInstrInfo.td412 // Instructions
649 // Section B.11 - Logical Instructions, p. 106
694 // Section B.12 - Shift Instructions, p. 107
699 // Section B.13 - Add Instructions, p. 108
718 // Section B.15 - Subtract Instructions, p. 110
756 // Section B.19 - Divide Instructions, p. 115
947 // Section A.3 - Synthetic Instructions, p. 85
1171 // Floating-point Move Instructions, p. 144
1293 // Floating-point Compare Instructions, p. 148
1319 // Instructions for Thread Local Storage(TLS).
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/AArch64/MCTargetDesc/
H A DAArch64WinCOFFStreamer.cpp77 CurFrame->Instructions.push_back(Inst); in EmitARM64WinUnwindCode()
165 auto it = CurFrame->Instructions.begin(); in EmitARM64WinCFIPrologEnd()
166 CurFrame->Instructions.insert(it, Inst); in EmitARM64WinCFIPrologEnd()
/freebsd-12.1/contrib/llvm/lib/Target/X86/
H A DX86InstrArithmetic.td345 // Two address Instructions.
640 // BinOpRR - Instructions like "add reg, reg, reg".
711 // BinOpRM_F - Instructions like "cmp reg, [mem]".
743 // BinOpRI_F - Instructions like "cmp reg, imm".
774 // BinOpRI8_F - Instructions like "cmp reg, imm8".
796 // BinOpMR - Instructions like "add [mem], reg".
818 // BinOpMR_F - Instructions like "cmp [mem], reg".
827 // BinOpMI - Instructions like "add [mem], imm".
851 // BinOpMI_F - Instructions like "cmp [mem], imm".
859 // BinOpMI8 - Instructions like "add [mem], imm8".
[all …]
H A DX86InstrMMX.td160 // MMX Scalar Instructions
163 // Data Transfer Instructions
283 // Arithmetic Instructions
398 // Logical Instructions
408 // Shift Instructions
444 // Comparison Instructions
459 // -- Unpack Instructions
482 // -- Pack Instructions
490 // -- Shuffle Instructions
508 // -- Conversion Instructions
/freebsd-12.1/contrib/llvm/include/llvm/CodeGen/
H A DMachineBasicBlock.h82 using Instructions = ilist<MachineInstr, ilist_sentinel_tracking<true>>;
84 Instructions Insts;
166 using instr_iterator = Instructions::iterator;
167 using const_instr_iterator = Instructions::const_iterator;
168 using reverse_instr_iterator = Instructions::reverse_iterator;
169 using const_reverse_instr_iterator = Instructions::const_reverse_iterator;
222 static Instructions MachineBasicBlock::*getSublistAccess(MachineInstr *) {
/freebsd-12.1/contrib/gcc/config/arm/
H A Darm926ejs.md49 ;; ALU Instructions
75 ;; Multiplication Instructions
114 ;; Load/Store Instructions
166 ;; Branch and Call Instructions
/freebsd-12.1/contrib/llvm/lib/Target/RISCV/
H A DRISCV.td24 "'A' (Atomic Instructions)">;
43 "'C' (Compressed Instructions)">;
/freebsd-12.1/contrib/llvm/lib/Target/ARM/
H A DARMParallelDSP.cpp60 using Instructions = SmallVector<Instruction*,16>; typedef
553 static void AliasCandidates(BasicBlock *Header, Instructions &Reads, in AliasCandidates()
554 Instructions &Writes) { in AliasCandidates()
566 static bool AreAliased(AliasAnalysis *AA, Instructions &Reads, in AreAliased()
567 Instructions &Writes, OpChainList &MACCandidates) { in AreAliased()
677 Instructions Reads, Writes; in MatchSMLAD()
/freebsd-12.1/contrib/llvm/lib/Target/PowerPC/
H A DPPC.td256 // Instructions with the same BaseName and Interpretation64Bit values
259 // Instructions with the same RC value form a column.
269 // Instructions with the same BaseName and Interpretation64Bit values
272 // Instructions with the same RC value form a column.
282 // Instructions with the same BaseName and Interpretation64Bit values
285 // Instructions with the same RC value form a column.

123456789