| /freebsd-12.1/contrib/llvm/lib/Target/Hexagon/ |
| H A D | HexagonVLIWPacketizer.cpp | 394 MI->setDesc(HII->get(HII->getNonDotCurOp(*MI))); in cleanUpDotCur() 408 if (HII->isDotCurInst(MI) && !HII->mayBeCurLoad(MI)) in canPromoteToDotCur() 735 HII->isDotNewInst(PacketMI) != HII->isDotNewInst(MI) || in canPromoteToNewValueStore() 846 if (HII->isDotNewInst(MI) && !HII->mayBeNewStore(MI)) in canPromoteToDotNew() 1020 getPredicateSense(MI1, HII) != getPredicateSense(MI2, HII) && in arePredicatesComplements() 1021 HII->isDotNewInst(MI1) == HII->isDotNewInst(MI2); in arePredicatesComplements() 1199 if (HII->isPredicated(I) || HII->isPredicated(J)) in hasDeadDependence() 1239 if (HII->isPredicated(MI) && HII->isPredicatedNew(MI) && HII->isJumpR(MI)) in hasControlDependence() 1293 if (HII->isNewValueInst(J) || HII->isMemOp(J) || HII->isMemOp(I)) in hasDualStoreDependence() 1460 if (HII->isPredicated(I) && HII->isPredicated(J) && in isLegalToPacketizeTogether() [all …]
|
| H A D | HexagonBranchRelaxation.cpp | 69 const HexagonInstrInfo *HII; member 96 HII = HST.getInstrInfo(); in runOnMachineFunction() 118 InstOffset += HII->getSize(MI); in computeOffset() 120 if (MI.isBranch() && HII->isExtendable(MI)) in computeOffset() 152 if (HII->isExtended(MI)) in isJumpOutOfRange() 161 InstOffset += HII->nonDbgBBSize(&B) * HEXAGON_INSTR_SIZE; in isJumpOutOfRange() 167 if (HII->analyzeBranch(B, TBB, FBB, Cond, false)) { in isJumpOutOfRange() 171 if (HII->isNewValueJump(*FirstTerm)) in isJumpOutOfRange() 177 return !HII->isJumpWithinBranchRange(*FirstTerm, Distance); in isJumpOutOfRange() 209 if (!HII->isExtendable(MI) && !HII->isExtended(MI)) { in reGenerateBranch() [all …]
|
| H A D | HexagonOptAddrMode.cpp | 83 const HexagonInstrInfo *HII = nullptr; member in __anond75510610111::HexagonOptAddrMode 138 if (HII->getAddrMode(MI) == HexagonII::BaseRegOffset) in INITIALIZE_PASS_DEPENDENCY() 140 return (HII->changeAddrMode_rr_ur(MI) >= 0); in INITIALIZE_PASS_DEPENDENCY() 143 return (HII->changeAddrMode_io_abs(MI) >= 0); in INITIALIZE_PASS_DEPENDENCY() 326 switch (HII->getMemAccessSize(*MI)) { in isValidOffset() 360 HII->isHVXVec(*MI)) in processAddUses() 598 return HII->changeAddrMode_rr_ur(TempOpCode); in getBaseWithLongOffset() 600 return HII->changeAddrMode_rr_ur(MI); in getBaseWithLongOffset() 785 HII = HST.getInstrInfo(); in runOnMachineFunction() 789 const TargetOperandInfo TOI(*HII); in runOnMachineFunction() [all …]
|
| H A D | HexagonFrameLowering.cpp | 589 auto &HII = *HST.getInstrInfo(); in insertPrologueInBlock() local 620 expandAlloca(MI, HII, SP, MaxCF); in insertPrologueInBlock() 650 auto &HII = *HST.getInstrInfo(); in insertEpilogueInBlock() local 738 auto &HII = *HST.getInstrInfo(); in insertAllocframe() local 886 auto &HII = *HST.getInstrInfo(); in insertCFIInstructionsAt() local 1221 auto &HII = *HST.getInstrInfo(); in insertCSRSpillsInBlock() local 1287 auto &HII = *HST.getInstrInfo(); in insertCSRRestoresInBlock() local 1846 BuildMI(B, It, DL, HII.get(StoreOpc)) in expandStoreVec() 2012 auto &HII = *HST.getInstrInfo(); in optimizeSpillSlots() local 2066 bool Load = HII.isLoadFromStackSlot(In, LFI) && !HII.isPredicated(In); in optimizeSpillSlots() [all …]
|
| H A D | HexagonFrameLowering.h | 130 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII, 133 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII, 136 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII, 139 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII, 142 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII, 145 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII, 148 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII, 151 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII, 154 MachineRegisterInfo &MRI, const HexagonInstrInfo &HII,
|
| H A D | HexagonVExtract.cpp | 55 const HexagonInstrInfo *HII = nullptr; member in __anon60590d9f0111::HexagonVExtract 83 BuildMI(ExtB, ExtI, DL, HII->get(Hexagon::L2_loadri_io), ElemR) in genElemLoad() 91 BuildMI(ExtB, ExtI, DL, HII->get(Hexagon::A2_andir), IdxR) in genElemLoad() 94 BuildMI(ExtB, ExtI, DL, HII->get(Hexagon::L4_loadri_rr), ElemR) in genElemLoad() 103 HII = HST->getInstrInfo(); in runOnMachineFunction() 134 BuildMI(DefB, At, DefI->getDebugLoc(), HII->get(StoreOpc)) in runOnMachineFunction() 149 BuildMI(ExtB, ExtI, DL, HII->get(Hexagon::PS_fi), BaseR) in runOnMachineFunction()
|
| H A D | HexagonExpandCondsets.cpp | 165 const HexagonInstrInfo *HII = nullptr; member in __anon416cea110111::HexagonExpandCondsets 343 if (HII->isPredicated(*DefI)) in updateKillFlags() 421 if (HII->isPredicated(*DefI)) in updateDeadsInRange() 491 if (!HII->isPredicated(*DefI)) in updateDeadsInRange() 646 MIB = BuildMI(B, At, DL, HII->get(Opc)) in genCondTfrFor() 651 MIB = BuildMI(B, At, DL, HII->get(Opc)) in genCondTfrFor() 695 MI.setDesc(HII->get(TargetOpcode::COPY)); in split() 723 if (HII->isPredicated(*MI) || !HII->isPredicable(*MI)) in isPredicable() 758 if (PredValid && HII->isPredicated(*MI)) { in getReachingDefForPred() 916 if (!HII->isPredicated(*MI)) in renameInRange() [all …]
|
| H A D | HexagonBitSimplify.cpp | 628 const MCInstrDesc &D = HII.get(Opc); in getUsedBits() 969 const HexagonInstrInfo &HII; member in __anon0974d37a0411::DeadCodeElimination 1071 const HexagonInstrInfo &HII; member in __anon0974d37a0511::RedundantInstrElimination 1389 const HexagonInstrInfo &HII; member in __anon0974d37a0611::ConstGeneration 1510 const HexagonInstrInfo &HII; member in __anon0974d37a0711::CopyGeneration 1787 const HexagonInstrInfo &HII; member in __anon0974d37a0811::BitSimplification 1879 auto *OpRC = HII.getRegClass(HII.get(Opc), OpNum, &HRI, MF); in validateReg() 2104 BuildMI(B, At, DL, HII.get(COpc), NewR) in genCombineHalf() 2768 auto &HII = *HST.getInstrInfo(); in runOnMachineFunction() local 2784 ConstGeneration ImmG(BT, HII, MRI); in runOnMachineFunction() [all …]
|
| H A D | HexagonConstExtenders.cpp | 381 const HexagonInstrInfo *HII = nullptr; member 873 const MCInstrDesc &D = HII->get(ExtOpc); in getRegOffOpcode() 1063 if (HII->isPostIncrement(MI)) in getOffsetRange() 1066 const MCInstrDesc &D = HII->get(Opc); in getOffsetRange() 1156 unsigned AM = HII->getAddrMode(MI); in recordExtender() 1228 if (!HII->isConstExtended(MI)) in collectInstr() 1650 unsigned AM = HII->getAddrMode(MI); in replaceInstrExact() 1678 if (HII->isPredicated(MI)) in replaceInstrExact() 1805 if (HII->isPredicated(MI)) in replaceInstrExpr() 1847 unsigned AM = HII->getAddrMode(MI); in replaceInstr() [all …]
|
| H A D | HexagonEarlyIfConv.cpp | 214 const HexagonInstrInfo *HII = nullptr; member in __anon83872c900111::HexagonEarlyIfConversion 482 if (!HII->isPredicable(*Def1) || !HII->isPredicable(*Def3)) in computePhiCost() 706 return HII->getCondOpcode(Opc, !IfTrue); in getCondStoreOpcode() 723 MachineInstrBuilder MIB = BuildMI(*ToB, At, DL, HII->get(COpc)); in predicateInstr() 725 if (HII->isPostIncrement(*MI)) { in predicateInstr() 742 const MCInstrDesc &D = HII->get(IfTrue ? Hexagon::J2_jumpt in predicateInstr() 799 const MCInstrDesc &D = HII->get(Opc); in buildMux() 922 const MCInstrDesc &D = HasBranch ? HII->get(Hexagon::J2_jump) in convert() 923 : HII->get(Hexagon::J2_jumpf); in convert() 1016 HII->removeBranch(*PredB); in mergeBlocks() [all …]
|
| H A D | HexagonRDFOpt.cpp | 220 auto &HII = static_cast<const HexagonInstrInfo&>(DFG.getTII()); in rewrite() local 221 if (HII.getAddrMode(MI) != HexagonII::PostInc) in rewrite() 273 MI.setDesc(HII.get(NewOpc)); in rewrite() 294 const auto &HII = *MF.getSubtarget<HexagonSubtarget>().getInstrInfo(); in runOnMachineFunction() local 302 TargetOperandInfo TOI(HII); in runOnMachineFunction() 303 DataFlowGraph G(MF, HII, HRI, *MDT, MDF, TOI); in runOnMachineFunction()
|
| H A D | HexagonSubtarget.cpp | 182 const HexagonInstrInfo &HII, const SUnit &Inst1, in shouldTFRICallBind() argument 188 unsigned Type = HII.getType(*Inst2.getInstr()); in shouldTFRICallBind() 202 auto &HII = *DAG->MF.getSubtarget<HexagonSubtarget>().getInstrInfo(); in apply() local 215 shouldTFRICallBind(HII, DAG->SUnits[su], DAG->SUnits[su+1])) in apply() 268 const auto &HII = static_cast<const HexagonInstrInfo&>(*DAG->TII); in apply() local 277 HII.getAddrMode(L0) != HexagonII::BaseImmOffset) in apply() 281 MachineOperand *BaseOp0 = HII.getBaseAndOffset(L0, Offset0, Size0); in apply() 290 HII.getAddrMode(L1) != HexagonII::BaseImmOffset) in apply() 294 MachineOperand *BaseOp1 = HII.getBaseAndOffset(L1, Offset1, Size1); in apply()
|
| H A D | HexagonHazardRecognizer.h | 46 const HexagonInstrInfo *HII, in HexagonHazardRecognizer() argument 48 : Resources(ST.createDFAPacketizer(II)), TII(HII) { } in HexagonHazardRecognizer()
|
| H A D | HexagonFixupHwLoops.cpp | 113 const HexagonInstrInfo *HII = in fixupLoopInstrs() local 128 InstOffset += HII->getSize(MI); in fixupLoopInstrs() 141 unsigned InstSize = HII->getSize(*MII); in fixupLoopInstrs()
|
| H A D | HexagonRegisterInfo.cpp | 192 auto &HII = *HST.getInstrInfo(); in eliminateFrameIndex() local 207 MI.setDesc(HII.get(Hexagon::A2_addi)); in eliminateFrameIndex() 213 MI.setDesc(HII.get(Hexagon::A2_addi)); in eliminateFrameIndex() 217 if (!HII.isValidOffset(Opc, RealOffset, this)) { in eliminateFrameIndex() 223 BuildMI(MB, II, DL, HII.get(Hexagon::A2_addi), TmpR) in eliminateFrameIndex()
|
| H A D | HexagonISelDAGToDAG.h | 33 const HexagonInstrInfo *HII; variable 38 : SelectionDAGISel(tm, OptLevel), HST(nullptr), HII(nullptr), in HexagonDAGToDAGISel() 44 HII = HST->getInstrInfo(); in runOnMachineFunction()
|
| H A D | HexagonGenMux.cpp | 89 const HexagonInstrInfo *HII = nullptr; member in __anonc6fcada20111::HexagonGenMux 163 const MCInstrDesc &D = HII->get(Opc); in getDefsUses() 253 bool IfTrue = HII->isPredicatedTrue(Opc); in genMuxInBlock() 338 auto NewMux = BuildMI(B, MX.At, DL, HII->get(MxOpc), MX.DefR) in genMuxInBlock() 381 HII = MF.getSubtarget<HexagonSubtarget>().getInstrInfo(); in runOnMachineFunction()
|
| H A D | HexagonConstPropagation.cpp | 1876 const HexagonInstrInfo &HII; member in __anonc5c9f0b90611::HexagonConstEvaluator 1909 HII(*Fn.getSubtarget<HexagonSubtarget>().getInstrInfo()), in HexagonConstEvaluator() 2500 MI.setDesc(HII.get(Hexagon::A2_nop)); in replaceWithNop() 2868 &HII.get(Hexagon::PS_false) : in rewriteHexConstDefs() 2869 &HII.get(Hexagon::PS_true); in rewriteHexConstDefs() 2896 NewD = &HII.get(Hexagon::A2_tfrsi); in rewriteHexConstDefs() 2901 NewD = &HII.get(Hexagon::A2_tfrpi); in rewriteHexConstDefs() 2908 NewD = &HII.get(Hexagon::A2_combineii); in rewriteHexConstDefs() 2913 NewD = &HII.get(Hexagon::CONST64); in rewriteHexConstDefs() 3003 const MCInstrDesc &D = (V >= 0) ? HII.get(Hexagon::M2_macsip) in rewriteHexConstUses() [all …]
|
| H A D | HexagonVLIWPacketizer.h | 67 const HexagonInstrInfo *HII;
|
| H A D | HexagonGenInsert.cpp | 564 const HexagonInstrInfo *HII = nullptr; member in __anon64be325d0511::HexagonGenInsert 1074 bool DefEx = HII->isConstExtended(*DefVR); in pruneCoveredSets() 1416 const MCInstrDesc &D = R32 ? HII->get(Hexagon::S2_insert) in generateInserts() 1417 : HII->get(Hexagon::S2_insertp); in generateInserts() 1516 HII = ST.getInstrInfo(); in runOnMachineFunction() 1529 const HexagonEvaluator HE(*HRI, *MRI, *HII, MF); in runOnMachineFunction()
|
| H A D | HexagonSubtarget.h | 79 bool shouldTFRICallBind(const HexagonInstrInfo &HII,
|
| H A D | HexagonAsmPrinter.cpp | 769 const auto &HII = *MF.getSubtarget<HexagonSubtarget>().getInstrInfo(); in EmitInstruction() local 770 if (MI->isBundle() && HII.getBundleNoShuf(*MI)) in EmitInstruction()
|
| H A D | HexagonISelDAGToDAG.cpp | 79 bool IsValidInc = HII->isValidAutoIncImm(LoadedVT, Inc); in SelectIndexedLoad() 222 uint64_t F = HII->get(LoadN->getMachineOpcode()).TSFlags; in StoreInstrForLoadIntrinsic() 474 bool IsValidInc = HII->isValidAutoIncImm(StoredVT, Inc); in SelectIndexedStore() 1269 BuildMI(EntryBB, DebugLoc(), HII->get(Hexagon::PS_aligna), AR) in EmitFunctionEntryCode()
|
| /freebsd-12.1/crypto/heimdal/lib/wind/ |
| H A D | UnicodeData.txt | 4126 1576;CANADIAN SYLLABICS NUNAVIK HII;Lo;0;L;;;;;N;;;;;
|