Home
last modified time | relevance | path

Searched refs:FPR (Results 1 – 25 of 45) sorted by relevance

12

/freebsd-12.1/contrib/llvm/lib/Target/AArch64/
H A DAArch64GenRegisterBankInfo.def17 // 0: FPR 16-bit value.
19 // 1: FPR 32-bit value.
21 // 2: FPR 64-bit value.
23 // 3: FPR 128-bit value.
25 // 4: FPR 256-bit value.
27 // 5: FPR 512-bit value.
50 // 7: FPR 64-bit value.
54 // 10: FPR 128-bit value.
242 // => FPR 16 to FPR 32|64
243 // => FPR 32 to FPR 64
[all …]
H A DAArch64RegisterBankInfo.cpp125 CHECK_VALUEMAP(FPR, 16); in AArch64RegisterBankInfo()
126 CHECK_VALUEMAP(FPR, 32); in AArch64RegisterBankInfo()
127 CHECK_VALUEMAP(FPR, 64); in AArch64RegisterBankInfo()
128 CHECK_VALUEMAP(FPR, 128); in AArch64RegisterBankInfo()
129 CHECK_VALUEMAP(FPR, 256); in AArch64RegisterBankInfo()
130 CHECK_VALUEMAP(FPR, 512); in AArch64RegisterBankInfo()
143 CHECK_VALUEMAP_3OPS(FPR, 32); in AArch64RegisterBankInfo()
144 CHECK_VALUEMAP_3OPS(FPR, 64); in AArch64RegisterBankInfo()
145 CHECK_VALUEMAP_3OPS(FPR, 128); in AArch64RegisterBankInfo()
173 CHECK_VALUEMAP_CROSSREGCPY(FPR, FPR, 32); in AArch64RegisterBankInfo()
[all …]
H A DAArch64RegisterBanks.td17 def FPRRegBank : RegisterBank<"FPR", [QQQQ]>;
H A DAArch64CallingConvention.td58 // up to eight each of GPR and FPR.
157 // up to eight each of GPR and FPR.
/freebsd-12.1/contrib/gcc/config/s390/
H A Ds390.md4964 (div:FPR (match_operand:FPR 1 "register_operand" "0,0")
4972 (div:FPR (match_operand:FPR 1 "register_operand" "0,0")
4984 (div:FPR (match_operand:FPR 1 "register_operand" "0,0")
5995 (neg:FPR (match_operand:FPR 1 "register_operand" "f")))
6005 (neg:FPR (match_operand:FPR 1 "register_operand" "f")))
6109 (abs:FPR (match_operand:FPR 1 "register_operand" "f")))
6192 (compare (neg:FPR (abs:FPR (match_operand:FPR 1 "register_operand" "f")))
6195 (neg:FPR (abs:FPR (match_dup 1))))]
6204 (compare (neg:FPR (abs:FPR (match_operand:FPR 1 "register_operand" "f")))
6215 (neg:FPR (abs:FPR (match_operand:FPR 1 "register_operand" "f"))))
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/SystemZ/
H A DSystemZMachineFunctionInfo.h52 void setVarArgsFirstFPR(unsigned FPR) { VarArgsFirstFPR = FPR; } in setVarArgsFirstFPR() argument
H A DSystemZRegisterInfo.td136 // Maps FPR register numbers to their DWARF encoding.
/freebsd-12.1/contrib/llvm/lib/Target/PowerPC/
H A DPPCRegisterInfo.td53 // FPR - One of the 32 64-bit floating-point registers
54 class FPR<bits<5> num, string n> : PPCReg<n> {
59 class QFPR<FPR SubReg, string n> : PPCReg<n> {
82 class VSRL<FPR SubReg, string n> : PPCReg<n> {
124 def F#Index : FPR<Index, "f"#Index>,
138 def QF#Index : QFPR<!cast<FPR>("F"#Index), "q"#Index>,
150 def VSL#Index : VSRL<!cast<FPR>("F"#Index), "vs"#Index>,
151 DwarfRegAlias<!cast<FPR>("F"#Index)>;
H A DPPCScheduleP8.td259 // to either the LU (GPR store) or the VSU (FPR store).
/freebsd-12.1/contrib/llvm/tools/lldb/source/Plugins/Process/Utility/
H A DRegisterInfos_ppc64le.h16 #define FPR_OFFSET(regname) (offsetof(FPR, regname) + sizeof(GPR))
17 #define VMX_OFFSET(regname) (offsetof(VMX, regname) + sizeof(GPR) + sizeof(FPR))
19 (offsetof(VSX, regname) + sizeof(GPR) + sizeof(FPR) + sizeof(VMX))
354 } FPR; typedef
H A DRegisterInfos_i386.h29 LLVM_EXTENSION offsetof(FPR, fxsave) + \
35 LLVM_EXTENSION offsetof(FPR, xsave) + \
40 LLVM_EXTENSION offsetof(FPR, xsave) + \
H A DRegisterInfos_x86_64.h19 LLVM_EXTENSION offsetof(FPR, fxsave) + \
26 LLVM_EXTENSION offsetof(FPR, xsave) + \
31 LLVM_EXTENSION offsetof(FPR, xsave) + \
36 LLVM_EXTENSION offsetof(FPR, xsave) + \
H A DRegisterContextOpenBSD_x86_64.cpp56 FPR fpr;
H A DRegisterContextNetBSD_x86_64.cpp72 FPR fpr;
H A DRegisterContextFreeBSD_x86_64.cpp59 FPR fpr;
H A DRegisterContextPOSIX_x86.h148 lldb_private::FPR m_fpr; // floating-point registers including extended
H A DRegisterContext_x86.h358 union FPR { union
H A DRegisterContextFreeBSD_powerpc.cpp132 } FPR; typedef
H A DRegisterInfos_powerpc.h14 #define FPR_OFFSET(regname) (offsetof(FPR, regname))
H A DRegisterContextPOSIX_x86.cpp368 ::memset(&m_fpr, 0, sizeof(FPR)); in RegisterContextPOSIX_x86()
/freebsd-12.1/contrib/llvm/lib/Target/Mips/
H A DMipsRegisterInfo.td51 class FPR<bits<16> Enc, string n> : MipsReg<Enc, n>;
157 def F#I : FPR<I, "f"#I>, DwarfRegNum<[!add(I, 32)]>;
161 def F_HI#I : FPR<I, "f"#I>, DwarfRegNum<[!add(I, 32)]>;
167 [!cast<FPR>("F"#!shl(I, 1)),
168 !cast<FPR>("F"#!add(!shl(I, 1), 1))]>;
172 def D#I#_64 : AFPR64<I, "f"#I, [!cast<FPR>("F"#I), !cast<FPR>("F_HI"#I)]>,
/freebsd-12.1/contrib/llvm/tools/lldb/source/Plugins/Process/minidump/
H A DRegisterContextMinidump_x86_64.h134 union FPR { union
/freebsd-12.1/contrib/llvm/lib/Target/RISCV/
H A DRISCVInstrInfoD.td288 // Moves two GPRs to an FPR.
294 // Moves an FPR to two GPRs.
/freebsd-12.1/contrib/llvm/tools/lldb/source/Plugins/ABI/SysV-ppc64/
H A DABISysV_ppc64.cpp413 FPR // Floating Point Register enumerator
500 return Register(Register::FPR, index, m_reg_ctx, m_byte_order); in GetFPR()
/freebsd-12.1/contrib/llvm/tools/lldb/source/Plugins/Process/FreeBSD/
H A DRegisterContextPOSIXProcessMonitor_x86.cpp26 #define REG_CONTEXT_SIZE (GetGPRSize() + sizeof(FPR))

12