| /freebsd-12.1/sbin/setkey/ |
| H A D | sample.cf | 33 # security protocol (AH or ESP) identifier. You must take care of these 36 # ESP transport mode is recommended for TCP port number 110 between 41 # ============ ESP ============ 101 # AH transport mode followed by ESP tunnel mode is required between 107 # | ======= ESP ===== | 134 # ESP tunnel mode is required between Host-A and Gateway-A. 136 # for ESP is hmac-sha1. 137 # ESP transport mode is recommended between Host-A and Host-B. 139 # for ESP is hmac-md5. 141 # ================== ESP ================= [all …]
|
| /freebsd-12.1/sys/cddl/dev/dtrace/x86/ |
| H A D | regset.h | 137 #define ESP 7 macro 158 #define ESP 6
|
| /freebsd-12.1/contrib/llvm/lib/CodeGen/AsmPrinter/ |
| H A D | DwarfCFIException.cpp | 130 ExceptionSymbolProvider ESP) { in beginFragment() argument 162 Asm->OutStreamer->EmitCFILsda(ESP(Asm), TLOF.getLSDAEncoding()); in beginFragment()
|
| H A D | DwarfException.h | 69 ExceptionSymbolProvider ESP) override;
|
| /freebsd-12.1/contrib/gdb/gdb/ |
| H A D | i386-stub.c | 122 enum regnames {EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI, enumerator 768 *ptr++ = hexchars[ESP]; in handle_exception() 770 ptr = mem2hex((char *)®isters[ESP], ptr, 4, 0); /* SP */ in handle_exception()
|
| /freebsd-12.1/contrib/llvm/lib/Target/X86/MCTargetDesc/ |
| H A D | X86MCTargetDesc.cpp | 104 {codeview::RegisterId::ESP, X86::ESP}, in initLLVMToSEHAndCVRegMapping() 340 unsigned StackPtr = is64Bit ? X86::RSP : X86::ESP; in createX86MCAsmInfo() 574 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP: in getX86SubSuperRegisterOrZero() 602 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP: in getX86SubSuperRegisterOrZero() 639 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP: in getX86SubSuperRegisterOrZero() 675 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP: in getX86SubSuperRegisterOrZero() 676 return X86::ESP; in getX86SubSuperRegisterOrZero() 711 case X86::SPL: case X86::SP: case X86::ESP: case X86::RSP: in getX86SubSuperRegisterOrZero()
|
| H A D | X86MCTargetDesc.h | 53 EAX = 0, ECX = 1, EDX = 2, EBX = 3, ESP = 4, EBP = 5, ESI = 6, EDI = 7 enumerator
|
| /freebsd-12.1/sys/i386/i386/ |
| H A D | bpf_jit_machdep.c | 209 MOVrd(ESP, EBP); in bpf_jit_compile() 212 SUBib(BPF_MEMWORDS * sizeof(uint32_t), ESP); in bpf_jit_compile() 311 MOVrd(ESP, ECX); in bpf_jit_compile() 320 MOVrd(ESP, ECX); in bpf_jit_compile()
|
| H A D | bpf_jit_machdep.h | 46 #define ESP 4 macro
|
| /freebsd-12.1/share/examples/IPv6/ |
| H A D | USAGE | 398 From HOST B to HOST A, new AH and new ESP are combined. 401 AH"/"ESP"/"new ESP". Please refer to the "setkey" man page to know 403 and new-DES-expIV with 8 byte IV for new ESP. 437 PROTO=ESP 438 ALG=new-DES-expIV(new ESP) 470 the "ping" command has the -P option with parameter to enable AH and/or ESP. 478 to be AH transport mode inner ESP tunnel mode like below. 483 | ======= ESP ======= |
|
| /freebsd-12.1/contrib/llvm/include/llvm/Support/Solaris/sys/ |
| H A D | regset.h | 29 #undef ESP
|
| /freebsd-12.1/tools/kerneldoc/subsys/ |
| H A D | Doxyfile-dev_esp | 8 PROJECT_NAME = "FreeBSD kernel ESP device code"
|
| /freebsd-12.1/contrib/llvm/include/llvm/CodeGen/ |
| H A D | AsmPrinterHandler.h | 58 ExceptionSymbolProvider ESP) {} in beginFragment() argument
|
| /freebsd-12.1/contrib/llvm/lib/Target/X86/ |
| H A D | X86RegisterInfo.td | 149 def ESP : X86Reg<"esp", 4, [SP, HSP]>, DwarfRegNum<[-2, 5, 4]>; 175 def RSP : X86Reg<"rsp", 4, [ESP]>, DwarfRegNum<[7, -2, -2]>; 408 (add EAX, ECX, EDX, ESI, EDI, EBX, EBP, ESP, 442 def GR32_TC : RegisterClass<"X86", [i32], 32, (add EAX, ECX, EDX, ESP)>; 462 (add EAX, ECX, EDX, ESI, EDI, EBX, EBP, ESP)>; 467 // GR32_NOSP - GR32 registers except ESP. 468 def GR32_NOSP : RegisterClass<"X86", [i32], 32, (sub GR32, ESP)>; 474 // ESP. 514 def GR32_BPSP : RegisterClass<"X86", [i32], 32, (add EBP, ESP)>;
|
| H A D | X86InstrControl.td | 202 // All calls clobber the non-callee saved registers. ESP is marked as 206 let Uses = [ESP, SSP] in { 273 let Uses = [ESP, SSP] in { 298 let Uses = [ESP, EFLAGS, SSP] in {
|
| H A D | X86RetpolineThunks.cpp | 233 const unsigned SPReg = Is64Bit ? X86::RSP : X86::ESP; in insertRegReturnAddrClobber()
|
| H A D | X86FrameLowering.cpp | 189 CS != X86::ESP) in findDeadCallerSavedReg() 798 unsigned SP = Is64Bit ? X86::RSP : X86::ESP; in emitStackProbeCall() 1378 .addReg(X86::ESP); in emitPrologue() 1636 TRI->getDwarfRegNum(Is64Bit ? X86::RSP : X86::ESP, true); in emitEpilogue() 2333 ScratchReg = IsLP64 ? X86::RSP : X86::ESP; in adjustForSegmentedStacks() 2360 ScratchReg = X86::ESP; in adjustForSegmentedStacks() 2362 BuildMI(checkMBB, DL, TII.get(X86::LEA32r), ScratchReg).addReg(X86::ESP) in adjustForSegmentedStacks() 2623 SPReg = X86::ESP; in adjustForHiPEPrologue() 2911 addRegOffset(BuildMI(MBB, MBBI, DL, TII.get(X86::MOV32rm), X86::ESP), in restoreWin32EHStackPointers()
|
| H A D | X86FixupLEAs.cpp | 396 if (p.isReg() && p.getReg() != X86::ESP) { in processInstruction() 400 if (q.isReg() && q.getReg() != X86::ESP) { in processInstruction()
|
| H A D | X86RegisterInfo.cpp | 65 StackPtr = Use64BitReg ? X86::RSP : X86::ESP; in X86RegisterInfo() 70 StackPtr = X86::ESP; in X86RegisterInfo()
|
| /freebsd-12.1/contrib/llvm/lib/Target/X86/AsmParser/ |
| H A D | X86AsmInstrumentation.cpp | 124 return Reg == X86::RSP || Reg == X86::ESP; in IsStackReg() 553 if (FrameReg == X86::ESP) { in InstrumentMemOperandPrologue() 589 if (FrameReg == X86::ESP) in InstrumentMemOperandEpilogue() 614 .addReg(X86::ESP) in EmitCallAsanReport() 615 .addReg(X86::ESP) in EmitCallAsanReport()
|
| /freebsd-12.1/stand/i386/btx/btx/ |
| H A D | btx.S | 61 .set TSS_ESP0,0x4 # PL 0 ESP 216 pushl %eax # Set ESP 364 except.2: pushl 0x50(%esp,1) # Set ESP 499 addl -0x4(%esi),%ebx # User ESP
|
| /freebsd-12.1/cddl/contrib/opensolaris/lib/libdtrace/i386/ |
| H A D | regs.sed.in | 51 SED_REPLACE(ESP)
|
| H A D | regs.d.in | 44 inline int R_ESP = @ESP@;
|
| /freebsd-12.1/contrib/libpcap/ |
| H A D | grammar.y | 330 %token IPV6 ICMPV6 AH ESP 525 | ESP { $$ = Q_ESP; }
|
| /freebsd-12.1/share/doc/IPv6/ |
| H A D | IMPLEMENTATION | 73 4.3 AH and ESP handling 1798 (3) AH, ESP and IPComp handling in kernel 1831 IP AH ESP IP payload 1834 implementation proposes it as "AH tunnel and ESP tunnel". 1842 4.3 AH and ESP handling 1847 Policy Database) is found. If ESP/AH is needed, 1853 safe to strip off the ESP/AH header on packet reception, since we 1923 alone, without AH/ESP. 1958 old IPsec ESP 1972 new IPsec ESP [all …]
|