Home
last modified time | relevance | path

Searched refs:DRAM (Results 1 – 19 of 19) sorted by relevance

/freebsd-12.1/sys/mips/conf/
H A DBERI_TPAD.hints22 # that this is a portion of DRAM, so some care may be required in how memory
23 # is exposed to FreeBSD to avoid use of that DRAM for both the touch screen
/freebsd-12.1/sys/contrib/dev/ath/ath_hal/ar9300/
H A Deeprom.diff145 /* cal data in flash / DRAM isn't currently supported */
146 ath_hal_printf(ah, "%s: Cal data from DRAM isn't supported\n",
162 /* check if LMAC sent DRAM address is valid */
169 compressed data to the predefined DRAM location saved at ah->ah_st */
170 ath_hal_printf(ah, "Restoring Cal data from DRAM\n");
/freebsd-12.1/sys/gnu/dts/arm64/broadcom/stingray/
H A Dstingray-board-base.dtsi22 &memory { /* Default DRAM banks */
/freebsd-12.1/sys/gnu/dts/arm/
H A Dberlin2cd-valve-steamlink.dts43 * DRAM (providing 1.35V). The other regulator on the opposite side
H A Dimx6ul-pico.dtsi137 /* DRAM */
145 /* DRAM */
H A Dgemini.dtsi49 /* Hog the DRAM pins */
H A Dsun5i.dtsi116 /* Address must be kept in the lower 256 MiBs of DRAM for VE. */
H A Dsun4i-a10.dtsi197 /* Address must be kept in the lower 256 MiBs of DRAM for VE. */
H A Dsun7i-a20.dtsi179 /* Address must be kept in the lower 256 MiBs of DRAM for VE. */
/freebsd-12.1/stand/mips/beri/boot2/
H A Dflashboot.ldscript37 * to self-relocate, since it will be in DRAM.
H A Djtagboot.ldscript37 * to self-relocate, since it will be in DRAM.
/freebsd-12.1/sys/dev/fb/
H A Dmachfbreg.h315 #define DRAM 1 macro
/freebsd-12.1/sys/gnu/dts/arm64/amd/
H A Damd-seattle-soc.dtsi62 * - DRAM range [0x8000000000 to 0xffffffffff]
/freebsd-12.1/sys/gnu/dts/arm64/freescale/
H A Dfsl-ls208xa.dtsi37 /* DRAM space - 1, size : 2 GB DRAM */
H A Dfsl-ls1043a.dtsi106 /* DRAM space 1, size: 2GiB DRAM */
H A Dfsl-lx2160a.dtsi369 // DRAM space - 1, size : 2 GB DRAM
/freebsd-12.1/sys/gnu/dts/arm64/allwinner/
H A Dsun50i-a64-olinuxino.dts226 * The board uses DDR3L DRAM chips. 1.36V is the closest to the nominal
H A Dsun50i-a64-pine64.dts215 * The DRAM chips used by Pine64 boards are DDR3L-compatible, so they can
/freebsd-12.1/share/misc/
H A Dpci_vendors12428 31b2 VX11 DRAM Controller
12482 3409 VX855/VX875 DRAM Bus Control
12483 3410 VX900 DRAM Bus Control
21628 # 2GB DRAM variant of Nytro card
21629 1bb1 6511 Nytro XH6550-2GB DRAM
21631 1bb1 6512 Nytro XH6550-8GB DRAM
21815 31b2 ZX-100/ZX-D DRAM Controller
23355 0a04 Haswell-ULT DRAM Controller
23481 0d00 Crystal Well DRAM Controller
23483 0d04 Crystal Well DRAM Controller
[all …]