Home
last modified time | relevance | path

Searched refs:AfterLegalizeVectorOps (Results 1 – 6 of 6) sorted by relevance

/freebsd-12.1/contrib/llvm/include/llvm/CodeGen/
H A DDAGCombine.h19 AfterLegalizeVectorOps, enumerator
H A DTargetLowering.h3023 bool isBeforeLegalizeOps() const { return Level < AfterLegalizeVectorOps; } in isBeforeLegalizeOps()
/freebsd-12.1/contrib/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp1383 LegalOperations = Level >= AfterLegalizeVectorOps; in Run()
2976 (!VT.isVector() || Level <= AfterLegalizeVectorOps)) { in visitMUL()
9778 if (Level == AfterLegalizeVectorOps && VT.isVector() && in visitTRUNCATE()
15968 if (Level != AfterLegalizeVectorOps && Level != AfterLegalizeTypes) in reduceBuildVecExtToExtBuildVec()
16859 if (Level < AfterLegalizeVectorOps && TLI.isTypeLegal(VT)) in visitCONCAT_VECTORS()
17683 Level < AfterLegalizeVectorOps && in visitVECTOR_SHUFFLE()
17701 N1.isUndef() && Level < AfterLegalizeVectorOps && in visitVECTOR_SHUFFLE()
H A DSelectionDAGISel.cpp844 CurDAG->Combine(AfterLegalizeVectorOps, AA, OptLevel); in CodeGenAndEmitDAG()
/freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/
H A DR600ISelLowering.cpp952 DAGCombinerInfo DCI(DAG, AfterLegalizeVectorOps, true, nullptr); in LowerSELECT_CC()
H A DSIISelLowering.cpp4397 DAGCombinerInfo DCI(DAG, AfterLegalizeVectorOps, true, nullptr); in lowerEXTRACT_VECTOR_ELT()