Searched refs:Add1 (Results 1 – 5 of 5) sorted by relevance
| /freebsd-12.1/contrib/llvm/tools/clang/include/clang/StaticAnalyzer/Core/PathSensitive/ |
| H A D | BasicValueFactory.h | 188 const llvm::APSInt &Add1(const llvm::APSInt &V) { in Add1() function
|
| /freebsd-12.1/contrib/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 3211 SDValue Add1 = ShiftAmt->getOperand(1); in tryShiftAmountMod() local
3214 if (isa<ConstantSDNode>(Add1) && in tryShiftAmountMod()
3215 cast<ConstantSDNode>(Add1)->getZExtValue() % Size == 0) { in tryShiftAmountMod()
3228 SDValue Neg = CurDAG->getNode(ISD::SUB, DL, SubVT, Zero, Add1); in tryShiftAmountMod()
|
| /freebsd-12.1/contrib/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 2483 SDValue Add1 = ShiftAmt->getOperand(1); in tryShiftAmountMod() local
2488 if (isIntImmediate(Add1, Add1Imm) && (Add1Imm % Size == 0)) in tryShiftAmountMod()
2509 CurDAG->getMachineNode(NegOpc, DL, SubVT, Zero, Add1); in tryShiftAmountMod()
|
| /freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 1651 SDValue Add1 = DAG.getBitcast(VT, in LowerUDIVREM64() local
1654 SDValue Mullo2 = DAG.getNode(ISD::MUL, DL, VT, Neg_RHS, Add1); in LowerUDIVREM64()
1655 SDValue Mulhi2 = DAG.getNode(ISD::MULHU, DL, VT, Add1, Mullo2); in LowerUDIVREM64()
|
| /freebsd-12.1/contrib/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 1095 SDValue Add1 = DAG.getNode(ISD::ADD, DL, ValTy, N->getOperand(0), in performADDCombine() local
1097 return DAG.getNode(ISD::ADD, DL, ValTy, Add1, Lo); in performADDCombine()
|