Home
last modified time | relevance | path

Searched refs:varies (Results 1 – 25 of 29) sorted by relevance

12

/f-stack/freebsd/contrib/device-tree/Bindings/gpio/
H A Dnvidia,tegra186-gpio.txt17 varies between the different GPIO controllers.
36 The number of ports implemented by each GPIO controller varies. The number of
37 implemented GPIOs within each port varies. GPIO registers within a controller
50 number of interrupt signals generated by a controller varies as a rough function
92 order the HW manual describes them. The number of entries required varies
/f-stack/freebsd/contrib/octeon-sdk/
H A Dcvmx-wqe.h90 uint64_t varies:12; /**< 38xx and 68xx have different definitions. */ member
274 uint64_t varies:12; /**< 38xx and 68xx have different definitions. */ member
477 uint64_t varies:14; member
/f-stack/freebsd/contrib/device-tree/Bindings/net/
H A Dcavium-pip.txt41 Value range is 1-31, and mapping to the actual delay varies depending on HW.
44 Value range is 1-31, and mapping to the actual delay varies depending on HW.
/f-stack/freebsd/contrib/device-tree/Bindings/pinctrl/
H A Dbrcm,bcm4708-pinmux.txt8 A list of pins varies across chipsets so few bindings are available.
H A Dpinctrl-mt6797.txt37 Supported pin number and mux varies for different SoCs, and are defined
H A Dmediatek,mt6779-pinctrl.yaml90 Supported pin number and mux varies for different SoCs, and are defined
H A Dpinctrl-mt65xx.txt57 Supported pin number and mux varies for different SoCs, and are defined
H A Dst,stm32-pinctrl.yaml128 Supported pin number and mux varies for different SoCs, and are
H A Dpinctrl-mt8183.txt40 Supported pin number and mux varies for different SoCs, and are defined
/f-stack/freebsd/contrib/device-tree/Bindings/input/
H A Datmel,maxtouch.txt27 Note: the numbering of the GPIOs and the bit they start at varies between
/f-stack/freebsd/contrib/zlib/contrib/asm686/
H A DREADME.6868 The speedup that this patch provides varies, depending on whether the
/f-stack/freebsd/contrib/device-tree/Bindings/opp/
H A Dallwinner,sun50i-h6-operating-points.yaml15 OPP varies based on the silicon variant in use. Allwinner Process
H A Dqcom-nvmem-cpufreq.txt5 the CPU frequencies subset and voltage value of each OPP varies based on
/f-stack/freebsd/contrib/device-tree/Bindings/eeprom/
H A Dat24.yaml123 manual of your device, that value varies a lot. A wrong value
/f-stack/freebsd/contrib/device-tree/Bindings/arm/tegra/
H A Dnvidia,tegra186-pmc.txt47 voltage configuration varies depending on the pad in question. 3.3 V and
H A Dnvidia,tegra20-pmc.yaml248 The support for power state and signaling voltage configuration varies
/f-stack/freebsd/contrib/openzfs/config/
H A Dax_python_devel.m4335 for your distribution. The exact name of this package varies among them.
/f-stack/tools/libxo/doc/
H A Dfield-formatting.rst8 use varies based on the role of the field, but generally is used to
/f-stack/dpdk/doc/guides/prog_guide/
H A Dlpm6_lib.rst55 or number of bits inspected on each level varies from level to level.
H A Dwriting_efficient_code.rst75 the number of channels and the way the memory is distributed across the channels varies.
H A Dmember_lib.rst256 mask. Because the active set of flows varies widely based on the network
/f-stack/freebsd/contrib/device-tree/Bindings/phy/
H A Dnvidia,tegra124-xusb-padctl.txt230 to map this super-speed USB port to. The range of valid port numbers varies
/f-stack/dpdk/doc/guides/rel_notes/
H A Drelease_16_04.rst328 In IXGBE, the maximum number of TX queues varies depending on the NIC operating
/f-stack/dpdk/doc/guides/cryptodevs/
H A Dqat.rst227 The number of VFs per PF varies - see table below. If multiple QAT packages are
/f-stack/freebsd/kern/
H A Dbus_if.m274 * resource-ID field varies from bus to bus (but @p *rid == 0 is always

12