Home
last modified time | relevance | path

Searched refs:txdctl (Results 1 – 11 of 11) sorted by relevance

/f-stack/dpdk/drivers/net/fm10k/base/
H A Dfm10k_common.c503 u32 txdctl = FM10K_READ_REG(hw, FM10K_TXDCTL(0)); in fm10k_get_host_state_generic() local
511 if (!(~txdctl) || !(txdctl & FM10K_TXDCTL_ENABLE)) in fm10k_get_host_state_generic()
515 if (!mac->get_host_state || !(~txdctl)) in fm10k_get_host_state_generic()
519 if (mac->tx_ready && !(txdctl & FM10K_TXDCTL_ENABLE)) { in fm10k_get_host_state_generic()
H A Dfm10k_pf.c868 u32 msg[4], txdctl, txqctl, tdbal = 0, tdbah = 0; in fm10k_iov_assign_default_mac_vlan_pf() local
931 txdctl = FM10K_READ_REG(hw, FM10K_TXDCTL(vf_q_idx)); in fm10k_iov_assign_default_mac_vlan_pf()
932 for (timeout = 0; txdctl & FM10K_TXDCTL_ENABLE; timeout++) { in fm10k_iov_assign_default_mac_vlan_pf()
940 txdctl = FM10K_READ_REG(hw, FM10K_TXDCTL(vf_q_idx)); in fm10k_iov_assign_default_mac_vlan_pf()
/f-stack/dpdk/drivers/net/e1000/base/
H A De1000_82540.c301 u32 txdctl, ctrl_ext; in e1000_init_hw_82540() local
345 txdctl = E1000_READ_REG(hw, E1000_TXDCTL(0)); in e1000_init_hw_82540()
346 txdctl = (txdctl & ~E1000_TXDCTL_WTHRESH) | in e1000_init_hw_82540()
348 E1000_WRITE_REG(hw, E1000_TXDCTL(0), txdctl); in e1000_init_hw_82540()
H A De1000_82541.c345 u32 i, txdctl; in e1000_init_hw_82541() local
386 txdctl = E1000_READ_REG(hw, E1000_TXDCTL(0)); in e1000_init_hw_82541()
387 txdctl = (txdctl & ~E1000_TXDCTL_WTHRESH) | in e1000_init_hw_82541()
389 E1000_WRITE_REG(hw, E1000_TXDCTL(0), txdctl); in e1000_init_hw_82541()
H A De1000_ich8lan.c5017 u32 ctrl_ext, txdctl, snoop; in e1000_init_hw_ich8lan() local
5056 txdctl = E1000_READ_REG(hw, E1000_TXDCTL(0)); in e1000_init_hw_ich8lan()
5057 txdctl = ((txdctl & ~E1000_TXDCTL_WTHRESH) | in e1000_init_hw_ich8lan()
5059 txdctl = ((txdctl & ~E1000_TXDCTL_PTHRESH) | in e1000_init_hw_ich8lan()
5061 E1000_WRITE_REG(hw, E1000_TXDCTL(0), txdctl); in e1000_init_hw_ich8lan()
5062 txdctl = E1000_READ_REG(hw, E1000_TXDCTL(1)); in e1000_init_hw_ich8lan()
5063 txdctl = ((txdctl & ~E1000_TXDCTL_WTHRESH) | in e1000_init_hw_ich8lan()
5065 txdctl = ((txdctl & ~E1000_TXDCTL_PTHRESH) | in e1000_init_hw_ich8lan()
5067 E1000_WRITE_REG(hw, E1000_TXDCTL(1), txdctl); in e1000_init_hw_ich8lan()
/f-stack/dpdk/drivers/net/e1000/
H A Digb_rxtx.c2591 uint32_t txdctl; in eth_igb_tx_init() local
2615 txdctl |= txq->pthresh & 0x1F; in eth_igb_tx_init()
2616 txdctl |= ((txq->hthresh & 0x1F) << 8); in eth_igb_tx_init()
2617 txdctl |= ((txq->wthresh & 0x1F) << 16); in eth_igb_tx_init()
2618 txdctl |= E1000_TXDCTL_QUEUE_ENABLE; in eth_igb_tx_init()
2788 uint32_t txdctl; in eth_igbvf_tx_init() local
2812 txdctl |= txq->pthresh & 0x1F; in eth_igbvf_tx_init()
2813 txdctl |= ((txq->hthresh & 0x1F) << 8); in eth_igbvf_tx_init()
2820 txdctl |= 0x10000; in eth_igbvf_tx_init()
2824 txdctl |= ((txq->wthresh & 0x1F) << 16); in eth_igbvf_tx_init()
[all …]
H A Dem_rxtx.c1933 uint32_t txdctl; in eth_em_tx_init() local
1956 txdctl = E1000_READ_REG(hw, E1000_TXDCTL(i)); in eth_em_tx_init()
1961 txdctl &= E1000_TXDCTL_COUNT_DESC; in eth_em_tx_init()
1962 txdctl |= txq->pthresh & 0x3F; in eth_em_tx_init()
1963 txdctl |= (txq->hthresh & 0x3F) << 8; in eth_em_tx_init()
1964 txdctl |= (txq->wthresh & 0x3F) << 16; in eth_em_tx_init()
1965 txdctl |= E1000_TXDCTL_GRAN; in eth_em_tx_init()
1966 E1000_WRITE_REG(hw, E1000_TXDCTL(i), txdctl); in eth_em_tx_init()
/f-stack/dpdk/drivers/net/ixgbe/
H A Dixgbe_rxtx.c5295 uint32_t txdctl; in ixgbe_dev_rxtx_start() local
5308 txdctl |= txq->pthresh & 0x7F; in ixgbe_dev_rxtx_start()
5464 uint32_t txdctl; in ixgbe_dev_tx_queue_start() local
5473 txdctl |= IXGBE_TXDCTL_ENABLE; in ixgbe_dev_tx_queue_start()
5481 txdctl = IXGBE_READ_REG(hw, in ixgbe_dev_tx_queue_start()
5503 uint32_t txdctl; in ixgbe_dev_tx_queue_stop() local
5529 txdctl &= ~IXGBE_TXDCTL_ENABLE; in ixgbe_dev_tx_queue_stop()
5537 txdctl = IXGBE_READ_REG(hw, in ixgbe_dev_tx_queue_stop()
5766 uint32_t txdctl; in ixgbevf_dev_rxtx_start() local
5778 txdctl |= txq->pthresh & 0x7F; in ixgbevf_dev_rxtx_start()
[all …]
/f-stack/dpdk/drivers/net/igc/
H A Digc_txrx.c2174 uint32_t txdctl; in igc_tx_init() local
2195 txdctl = ((uint32_t)txq->pthresh << IGC_TXDCTL_PTHRESH_SHIFT) & in igc_tx_init()
2197 txdctl |= ((uint32_t)txq->hthresh << IGC_TXDCTL_HTHRESH_SHIFT) & in igc_tx_init()
2199 txdctl |= ((uint32_t)txq->wthresh << IGC_TXDCTL_WTHRESH_SHIFT) & in igc_tx_init()
2201 txdctl |= IGC_TXDCTL_QUEUE_ENABLE; in igc_tx_init()
2202 IGC_WRITE_REG(hw, IGC_TXDCTL(txq->reg_idx), txdctl); in igc_tx_init()
/f-stack/dpdk/drivers/net/txgbe/
H A Dtxgbe_rxtx.c4521 uint32_t txdctl; in txgbe_dev_tx_queue_start() local
4533 txdctl = rd32(hw, TXGBE_TXCFG(txq->reg_idx)); in txgbe_dev_tx_queue_start()
4534 } while (--poll_ms && !(txdctl & TXGBE_TXCFG_ENA)); in txgbe_dev_tx_queue_start()
4554 uint32_t txdctl; in txgbe_dev_tx_queue_stop() local
4581 txdctl = rd32(hw, TXGBE_TXCFG(txq->reg_idx)); in txgbe_dev_tx_queue_stop()
4582 } while (--poll_ms && (txdctl & TXGBE_TXCFG_ENA)); in txgbe_dev_tx_queue_stop()
/f-stack/dpdk/drivers/net/fm10k/
H A Dfm10k_ethdev.c872 uint32_t txdctl = FM10K_TXDCTL_WRITE_BACK_MIN_DELAY; in fm10k_dev_tx_queue_start() local
885 FM10K_TXDCTL_ENABLE | txdctl); in fm10k_dev_tx_queue_start()