Home
last modified time | relevance | path

Searched refs:tuning (Results 1 – 25 of 46) sorted by relevance

12

/f-stack/freebsd/contrib/device-tree/Bindings/mmc/
H A Dfsl-imx-esdhc.txt39 - fsl,tuning-start-tap: Specify the start dealy cell point when send first CMD19
40 in tuning procedure.
41 - fsl,tuning-step: Specify the increasing delay cell steps in tuning procedure.
42 The uSDHC use one delay cell as default increasing step to do tuning process.
43 This property allows user to change the tuning step to more than one delay
45 tuning step can't find the proper delay window within limited tuning retries.
H A Dfsl-imx-esdhc.yaml76 fsl,tuning-start-tap:
79 Specify the start delay cell point when send first CMD19 in tuning procedure.
82 fsl,tuning-step:
85 Specify the increasing delay cell steps in tuning procedure.
86 The uSDHC use one delay cell as default increasing step to do tuning process.
87 This property allows user to change the tuning step to more than one delay
89 tuning step can't find the proper delay window within limited tuning retries.
H A Drockchip-dw-mshc.yaml75 to control the clock phases, "ciu-sample" is required for tuning
85 low speeds or in case where all phases work at tuning time.
94 The desired number of times that the host execute tuning when needed.
95 If not specified, the host will do tuning for 360 times,
96 namely tuning for each degree.
H A Dsdhci-omap.txt5tuning, the device tree should have a "cpu_thermal" node which maps to the appropriate thermal zon…
H A Dmarvell,xenon-sdhci.txt72 used to identify a valid sampling window, in tuning process.
88 Xenon SDHC SoC usually doesn't provide re-tuning counter in
90 This property provides the re-tuning counter.
91 If this property is not set, default re-tuning counter will
H A Dsdhci-pxa.yaml66 description: Specify a number of cycles to delay for tuning.
H A Dmmci.txt32 block is present and used for tuning.
/f-stack/freebsd/contrib/device-tree/Bindings/iio/proximity/
H A Das3935.txt15 - ams,tuning-capacitor-pf: Calibration tuning capacitor stepping
32 ams,tuning-capacitor-pf = <80>;
/f-stack/freebsd/contrib/device-tree/Bindings/phy/
H A Dqcom,qusb2-phy.yaml68 tuning parameter value for qusb2 phy.
86 tuning parameter that may vary for different boards of same SOC.
95 tuning parameter that may vary for different boards of same SOC.
104 tuning parameter that may vary for different boards of same SOC.
112 It is a 4 bit value that specifies tuning for HSTX
144 It is a 2 bit value tuning parameter that control disconnect
H A Dapm-xgene-phy.txt17 - apm,tx-eye-tuning : Manual control to fine tune the capture of the serial
22 - apm,tx-eye-direction : Eye tuning manual control direction. 0 means sample
/f-stack/freebsd/contrib/device-tree/Bindings/net/
H A Dsmsc-lan87xx.txt3 Some boards require special tuning values. Configure them
/f-stack/freebsd/contrib/device-tree/Bindings/net/ieee802154/
H A Dat86rf230.txt15 - xtal-trim: u8 value for fine tuning the internal capacitance
/f-stack/app/redis-5.0.5/deps/jemalloc/
H A DTUNING.md1 This document summarizes the common approaches for performance fine tuning with
11 ## Notable runtime options for performance tuning
14 [malloc_conf](http://jemalloc.net/jemalloc.3.html#tuning).
H A DREADME6 such as heap profiling and extensive monitoring/tuning hooks. Modern jemalloc
/f-stack/freebsd/contrib/device-tree/src/arm/
H A Dimx7ulp.dtsi227 fsl,tuning-start-tap = <20>;
228 fsl,tuning-step = <2>;
241 fsl,tuning-start-tap = <20>;
242 fsl,tuning-step = <2>;
H A Dimx6sll.dtsi720 fsl,tuning-step = <2>;
721 fsl,tuning-start-tap = <20>;
734 fsl,tuning-step = <2>;
735 fsl,tuning-start-tap = <20>;
748 fsl,tuning-step = <2>;
749 fsl,tuning-start-tap = <20>;
H A Dimx7d-pico.dtsi354 tuning-step = <2>;
383 fsl,tuning-step = <2>;
H A Dimx7d-nitrogen7.dts373 fsl,tuning-step = <2>;
407 fsl,tuning-step = <2>;
H A Dimx6ul.dtsi897 fsl,tuning-step = <2>;
898 fsl,tuning-start-tap = <20>;
912 fsl,tuning-step = <2>;
913 fsl,tuning-start-tap = <20>;
/f-stack/freebsd/contrib/device-tree/src/arm64/freescale/
H A Dimx8mp.dtsi666 fsl,tuning-start-tap = <20>;
667 fsl,tuning-step= <2>;
680 fsl,tuning-start-tap = <20>;
681 fsl,tuning-step= <2>;
694 fsl,tuning-start-tap = <20>;
695 fsl,tuning-step= <2>;
H A Dimx8mn.dtsi694 fsl,tuning-start-tap = <20>;
695 fsl,tuning-step= <2>;
708 fsl,tuning-start-tap = <20>;
709 fsl,tuning-step= <2>;
722 fsl,tuning-start-tap = <20>;
723 fsl,tuning-step= <2>;
H A Dimx8mm.dtsi794 fsl,tuning-start-tap = <20>;
795 fsl,tuning-step= <2>;
808 fsl,tuning-start-tap = <20>;
809 fsl,tuning-step= <2>;
822 fsl,tuning-start-tap = <20>;
823 fsl,tuning-step= <2>;
/f-stack/freebsd/contrib/device-tree/Bindings/memory-controllers/
H A Dbaikal,bt1-l2-ctl.yaml17 L2-cache controller block is responsible for the tuning. Its DT node is
/f-stack/dpdk/doc/guides/howto/
H A Dpvp_reference_benchmark.rst42 Host tuning
274 Guest tuning
/f-stack/freebsd/contrib/octeon-sdk/
H A Dcvmx-usbnx-defs.h1846 uint64_t tuning : 4; /**< Transmitter Tuning for High-Speed Operation. member
1910 uint64_t tuning : 4;
1978 uint64_t tuning : 4; /**< Transmitter Tuning for High-Speed Operation. member
2042 uint64_t tuning : 4;

12