Home
last modified time | relevance | path

Searched refs:timers (Results 1 – 25 of 105) sorted by relevance

12345

/f-stack/freebsd/contrib/device-tree/Bindings/timer/
H A Dmediatek,mtk-timer.txt4 MediaTek SoCs have two different timers on different platforms,
13 * "mediatek,mt2701-timer" for MT2701 compatible timers (GPT)
14 * "mediatek,mt6580-timer" for MT6580 compatible timers (GPT)
15 * "mediatek,mt6589-timer" for MT6589 compatible timers (GPT)
16 * "mediatek,mt7623-timer" for MT7623 compatible timers (GPT)
17 * "mediatek,mt8127-timer" for MT8127 compatible timers (GPT)
18 * "mediatek,mt8135-timer" for MT8135 compatible timers (GPT)
19 * "mediatek,mt8173-timer" for MT8173 compatible timers (GPT)
20 * "mediatek,mt8516-timer" for MT8516 compatible timers (GPT)
24 * "mediatek,mt8183-timer" for MT8183 compatible timers (SYST)
[all …]
H A Dandestech,atcpit100-timer.txt6 This timer is a set of compact multi-function timers, which can be
7 used as pulse width modulators (PWM) as well as simple timers.
12 Two 16-bit timers
13 Four 8-bit timers
H A Dti,davinci-timer.txt5 timer, dual general-purpose 32-bit timers. When configured as dual 32-bit
6 timers, each half can operate in conjunction (chain mode) or independently
12 Also see ../watchdog/davinci-wdt.txt for timers that are configurable as
13 watchdog timers.
H A Dsamsung,exynos4210-mct.yaml14 global timer and CPU local timers. The global timer is a 64-bit free running
16 four preset counter values. The CPU local timers are 32-bit free running
43 For MCT block that uses a per-processor interrupt for local timers, such
45 interrupt might be specified, meaning that all local timers use the same
59 // In this example, the IP contains two local timers, using separate
92 // In this example, the IP contains four local timers, but using
109 // In this example, the IP contains four local timers, but using
H A Dspreadtrum,sprd-timer.txt1 Spreadtrum timers
3 The Spreadtrum SC9860 platform provides 3 general-purpose timers.
4 These timers can support 32bit or 64bit counter, as well as supporting
H A Dti,keystone-timer.txt5 timer, dual general-purpose 32-bit timers. When configured as dual 32-bit
6 timers, each half can operate in conjunction (chain mode) or independently
H A Dmarvell,armada-370-xp-timer.txt11 - reg: Should contain location and length for timers register. First
13 local/private timers.
H A Doxsemi,rps-timer.txt7 - interrupts : The interrupts of the two timers
/f-stack/freebsd/contrib/device-tree/src/arm/
H A Ddra7-ipu-dsp-common.dtsi25 ti,timers = <&timer3>;
26 ti,watchdog-timers = <&timer4>, <&timer9>;
31 ti,timers = <&timer11>;
32 ti,watchdog-timers = <&timer7>, <&timer8>;
37 ti,timers = <&timer5>;
38 ti,watchdog-timers = <&timer10>;
H A Dstm32f746.dtsi86 timers2: timers@40000000 {
116 timers3: timers@40000400 {
146 timers4: timers@40000800 {
175 timers5: timers@40000c00 {
205 timers6: timers@40001000 {
229 timers7: timers@40001400 {
245 timers12: timers@40001800 {
267 timers13: timers@40001c00 {
416 timers1: timers@40010000 {
438 timers8: timers@40010400 {
[all …]
H A Dstm32f429.dtsi104 timers2: timers@40000000 {
134 timers3: timers@40000400 {
164 timers4: timers@40000800 {
193 timers5: timers@40000c00 {
223 timers6: timers@40001000 {
247 timers7: timers@40001400 {
263 timers12: timers@40001800 {
285 timers13: timers@40001c00 {
301 timers14: timers@40002000 {
457 timers1: timers@40010000 {
[all …]
H A Ddra74-ipu-dsp-common.dtsi16 ti,timers = <&timer6>;
17 ti,watchdog-timers = <&timer13>;
H A Domap5-uevm.dts225 ti,timers = <&timer5>;
226 ti,watchdog-timers = <&timer6>;
232 ti,timers = <&timer3>;
233 ti,watchdog-timers = <&timer9>, <&timer11>;
/f-stack/freebsd/contrib/device-tree/Bindings/pwm/
H A Dpwm-omap-dmtimer.txt1 * OMAP PWM for dual-mode timers
5 - ti,timers: phandle to PWM capable OMAP timer. See timer/ti,timer.txt for info
6 about these timers.
11 - ti,prescaler: Should be a value between 0 and 7, see the timers datasheet
20 ti,timers = <&timer9>;
H A Dpwm-samsung.yaml7 title: Samsung SoC PWM timers
15 and clock event timers, as well as to drive SoC outputs with PWM signal. Each
40 - "timers" - PWM base clock used to generate PWM signals,
49 - const: timers
51 - const: timers
54 - const: timers
57 - const: timers
118 clock-names = "timers";
/f-stack/dpdk/app/test/
H A Dtest_timer.c278 static struct rte_timer *timers; in timer_stress2_main_loop() local
291 timers = rte_malloc(NULL, sizeof(*timers) * NB_STRESS2_TIMERS, 0); in timer_stress2_main_loop()
292 if (timers == NULL) { in timer_stress2_main_loop()
300 rte_timer_init(&timers[i]); in timer_stress2_main_loop()
310 ret = rte_timer_reset(&timers[i], delay, SINGLE, main_lcore, in timer_stress2_main_loop()
358 rte_timer_reset(&timers[i], delay, SINGLE, main_lcore, in timer_stress2_main_loop()
365 rte_timer_stop(&timers[r]); in timer_stress2_main_loop()
366 rte_timer_reset(&timers[r], delay, SINGLE, main_lcore, in timer_stress2_main_loop()
392 if (timers != NULL) { in timer_stress2_main_loop()
393 rte_free(timers); in timer_stress2_main_loop()
[all …]
/f-stack/freebsd/contrib/device-tree/Bindings/mfd/
H A Dst,stm32-timers.yaml4 $id: http://devicetree.org/schemas/mfd/st,stm32-timers.yaml#
11 - advanced-control timers consist of a 16-bit auto-reload counter driven
14 - general-purpose timers consist of a 16-bit or 32-bit auto-reload counter
16 - basic timers consist of a 16-bit auto-reload counter driven by a
25 const: st,stm32-timers
134 timers2: timers@40000000 {
137 compatible = "st,stm32-timers";
/f-stack/freebsd/contrib/device-tree/Bindings/remoteproc/
H A Dti,omap-remoteproc.yaml37 'timers', 'watchdog-timers' etc.
139 ti,timers:
147 to reserve specific timers to be dedicated to the
153 timers used in the firmware image.
155 ti,watchdog-timers:
164 timers used in the firmware image.
241 ti,timers = <&timer5>;
242 ti,watchdog-timers = <&timer6>;
278 ti,timers = <&timer3>, <&timer4>;
318 ti,timers = <&timer5>;
[all …]
/f-stack/freebsd/contrib/device-tree/Bindings/mips/brcm/
H A Dsoc.txt148 timers that can be used.
153 "brcm,bcm7425-timers"
154 "brcm,bcm7429-timers"
155 "brcm,bcm7435-timers" and
156 "brcm,brcmstb-timers"
157 - reg : the timers register range
162 timers: timer@4067c0 {
163 compatible = "brcm,bcm7425-timers", "brcm,brcmstb-timers";
/f-stack/freebsd/contrib/device-tree/Bindings/powerpc/fsl/
H A Dmpic-timer.txt1 * Freescale MPIC timers
12 all timers within the group can be used.
16 interrupts that correspond to available timers shall be present.
24 /* Another AMP partition is using timers 0 and 1 */
/f-stack/dpdk/doc/guides/prog_guide/
H A Dtimer_lib.rst18 * If not required in the application, timers can be disabled at compilation time by not calling t…
30 with all pending timers for a core being maintained in order of timer expiry in a skiplist data str…
35 up to 4^10 entries, that is, approximately 1,000,000 timers per lcore.
56 …ce in the case where there are entries in the timer list but none of those timers have yet expired,
74 …- The callout facility that provides timers with a mechanism to execute a function at a given time.
H A Devent_timer_adapter.rst17 destroyed, and :ref:`event timers <event_timer>` can be armed and canceled.
22 implementation manages timers using the DPDK
33 Event timers are timers that enqueue a timer expiration event to an event
89 timers.
96 And to start and stop timers:
190 manage event timers with it.
237 In the special case that there is a set of event timers that should all expire
300 timers or handle timer expiry events.
/f-stack/freebsd/contrib/device-tree/Bindings/input/
H A Dpwm-vibrator.txt45 ti,timers = <&timer8>;
55 ti,timers = <&timer9>;
/f-stack/freebsd/contrib/device-tree/Bindings/leds/
H A Dleds-netxbig.txt9 - timers: Timer array. Each timer entry is represented by three integers:
32 timers = <NETXBIG_LED_TIMER1 500 500
/f-stack/freebsd/contrib/device-tree/Bindings/media/
H A Dnokia,n900-ir11 ti,timers = <&timer9>;

12345