Home
last modified time | relevance | path

Searched refs:reg_idx (Results 1 – 18 of 18) sorted by relevance

/f-stack/dpdk/drivers/net/txgbe/
H A Dtxgbe_rxtx.c2274 TXGBE_TXWP(txq->reg_idx)); in txgbe_dev_tx_queue_setup()
2276 TXGBE_TXCFG(txq->reg_idx)); in txgbe_dev_tx_queue_setup()
4004 rd32(hw, TXGBE_RXCFG(rxq->reg_idx)); in txgbe_set_rsc()
4008 rd32(hw, TXGBE_ITR(rxq->reg_idx)); in txgbe_set_rsc()
4215 wr32(hw, TXGBE_RXBAL(rxq->reg_idx), in txgbe_dev_rx_init()
4217 wr32(hw, TXGBE_RXBAH(rxq->reg_idx), in txgbe_dev_rx_init()
4219 wr32(hw, TXGBE_RXRP(rxq->reg_idx), 0); in txgbe_dev_rx_init()
4308 wr32(hw, TXGBE_TXBAL(txq->reg_idx), in txgbe_dev_tx_init()
4310 wr32(hw, TXGBE_TXBAH(txq->reg_idx), in txgbe_dev_tx_init()
4356 wr32m(hw, TXGBE_TXCFG(txq->reg_idx), in txgbe_dev_rxtx_start()
[all …]
H A Dtxgbe_rxtx.h298 uint16_t reg_idx; /**< RX queue register index. */ member
380 uint16_t reg_idx; /**< TX queue register index. */ member
H A Dtxgbe_ethdev.c788 rxbal = rd32(hw, TXGBE_RXBAL(rxq->reg_idx)); in txgbe_vlan_strip_queue_set()
789 rxbah = rd32(hw, TXGBE_RXBAH(rxq->reg_idx)); in txgbe_vlan_strip_queue_set()
790 rxcfg = rd32(hw, TXGBE_RXCFG(rxq->reg_idx)); in txgbe_vlan_strip_queue_set()
805 wr32(hw, TXGBE_RXBAL(rxq->reg_idx), rxbal); in txgbe_vlan_strip_queue_set()
806 wr32(hw, TXGBE_RXBAH(rxq->reg_idx), rxbah); in txgbe_vlan_strip_queue_set()
807 wr32(hw, TXGBE_RXCFG(rxq->reg_idx), rxcfg); in txgbe_vlan_strip_queue_set()
/f-stack/dpdk/drivers/net/e1000/
H A Digb_rxtx.c2393 E1000_WRITE_REG(hw, E1000_RDLEN(rxq->reg_idx), in eth_igb_rx_init()
2396 E1000_WRITE_REG(hw, E1000_RDBAH(rxq->reg_idx), in eth_igb_rx_init()
2446 E1000_WRITE_REG(hw, E1000_SRRCTL(rxq->reg_idx), srrctl); in eth_igb_rx_init()
2449 rxdctl = E1000_READ_REG(hw, E1000_RXDCTL(rxq->reg_idx)); in eth_igb_rx_init()
2530 E1000_DVMOLR(rxq->reg_idx)); in eth_igb_rx_init()
2546 E1000_DVMOLR(rxq->reg_idx)); in eth_igb_rx_init()
2573 E1000_WRITE_REG(hw, E1000_RDH(rxq->reg_idx), 0); in eth_igb_rx_init()
2602 E1000_WRITE_REG(hw, E1000_TDLEN(txq->reg_idx), in eth_igb_tx_init()
2605 E1000_WRITE_REG(hw, E1000_TDBAH(txq->reg_idx), in eth_igb_tx_init()
2610 E1000_WRITE_REG(hw, E1000_TDT(txq->reg_idx), 0); in eth_igb_tx_init()
[all …]
/f-stack/dpdk/drivers/net/igc/
H A Digc_txrx.c1136 IGC_WRITE_REG(hw, IGC_RDLEN(rxq->reg_idx), in igc_rx_init()
1139 IGC_WRITE_REG(hw, IGC_RDBAH(rxq->reg_idx), in igc_rx_init()
1141 IGC_WRITE_REG(hw, IGC_RDBAL(rxq->reg_idx), in igc_rx_init()
1294 IGC_WRITE_REG(hw, IGC_RDH(rxq->reg_idx), 0); in igc_rx_init()
1295 IGC_WRITE_REG(hw, IGC_RDT(rxq->reg_idx), in igc_rx_init()
1374 rxq->reg_idx = queue_idx; in eth_igc_rx_queue_setup()
2027 txq->reg_idx = queue_idx; in eth_igc_tx_queue_setup()
2182 IGC_WRITE_REG(hw, IGC_TDLEN(txq->reg_idx), in igc_tx_init()
2185 IGC_WRITE_REG(hw, IGC_TDBAH(txq->reg_idx), in igc_tx_init()
2187 IGC_WRITE_REG(hw, IGC_TDBAL(txq->reg_idx), in igc_tx_init()
[all …]
/f-stack/dpdk/drivers/net/ixgbe/
H A Dixgbe_rxtx.c4931 IXGBE_READ_REG(hw, IXGBE_EITR(rxq->reg_idx)); in ixgbe_set_rsc()
4982 ixgbe_set_ivar(dev, rxq->reg_idx, i, 0); in ixgbe_set_rsc()
5087 IXGBE_WRITE_REG(hw, IXGBE_RDBAL(rxq->reg_idx), in ixgbe_dev_rx_init()
5089 IXGBE_WRITE_REG(hw, IXGBE_RDBAH(rxq->reg_idx), in ixgbe_dev_rx_init()
5091 IXGBE_WRITE_REG(hw, IXGBE_RDLEN(rxq->reg_idx), in ixgbe_dev_rx_init()
5214 IXGBE_DCA_TXCTRL(txq->reg_idx)); in ixgbe_dev_tx_init()
5227 IXGBE_DCA_TXCTRL_82599(txq->reg_idx)); in ixgbe_dev_tx_init()
5482 IXGBE_TXDCTL(txq->reg_idx)); in ixgbe_dev_tx_queue_start()
5518 IXGBE_TDH(txq->reg_idx)); in ixgbe_dev_tx_queue_stop()
5520 IXGBE_TDT(txq->reg_idx)); in ixgbe_dev_tx_queue_stop()
[all …]
H A Dixgbe_rxtx.h126 uint16_t reg_idx; /**< RX queue register index. */ member
222 uint16_t reg_idx; /**< TX queue register index. */ member
H A Dixgbe_ethdev.c2103 ctrl = IXGBE_READ_REG(hw, IXGBE_RXDCTL(rxq->reg_idx)); in ixgbe_vlan_hw_strip_config()
2111 IXGBE_WRITE_REG(hw, IXGBE_RXDCTL(rxq->reg_idx), ctrl); in ixgbe_vlan_hw_strip_config()
/f-stack/dpdk/drivers/net/ice/
H A Dice_rxtx.c324 err = ice_clear_rxq_ctx(hw, rxq->reg_idx); in ice_program_hw_rx_queue()
330 err = ice_write_rxq_ctx(hw, &rx_ctx, rxq->reg_idx); in ice_program_hw_rx_queue()
569 err = ice_switch_rx_queue(hw, rxq->reg_idx, true); in ice_rx_queue_start()
735 err = ice_clear_rxq_ctx(hw, rxq->reg_idx); in ice_fdir_program_hw_rx_queue()
783 err = ice_switch_rx_queue(hw, rxq->reg_idx, true); in ice_fdir_rx_queue_start()
943 q_ids[0] = txq->reg_idx; in ice_tx_queue_stop()
1002 q_ids[0] = txq->reg_idx; in ice_fdir_tx_queue_stop()
1065 rxq->reg_idx = vsi->base_queue + queue_idx; in ice_rx_queue_setup()
1308 txq->reg_idx = vsi->base_queue + queue_idx; in ice_tx_queue_setup()
2097 txq->reg_idx = pf->fdir.fdir_vsi->base_queue; in ice_fdir_setup_tx_resources()
[all …]
H A Dice_rxtx.h78 uint16_t reg_idx; /* RX queue register index */ member
127 uint16_t reg_idx; member
/f-stack/dpdk/drivers/net/i40e/
H A Di40e_pf.c552 uint32_t reg, reg_idx; in i40e_pf_config_irq_link_list() local
558 reg_idx = I40E_VPINT_LNKLST0(vf->vf_idx); in i40e_pf_config_irq_link_list()
560 reg_idx = I40E_VPINT_LNKLSTN( in i40e_pf_config_irq_link_list()
565 I40E_WRITE_REG(hw, reg_idx, in i40e_pf_config_irq_link_list()
607 I40E_WRITE_REG(hw, reg_idx, reg); in i40e_pf_config_irq_link_list()
611 reg_idx = I40E_QINT_RQCTL(qid); in i40e_pf_config_irq_link_list()
615 reg_idx = I40E_QINT_TQCTL(qid); in i40e_pf_config_irq_link_list()
632 I40E_WRITE_REG(hw, reg_idx, reg); in i40e_pf_config_irq_link_list()
H A Di40e_rxtx.c1843 uint16_t reg_idx, base, bsf, tc_mapping; in i40e_dev_rx_queue_setup() local
1854 reg_idx = queue_idx; in i40e_dev_rx_queue_setup()
1863 reg_idx = vsi->base_queue + q_offset; in i40e_dev_rx_queue_setup()
1894 rxq->reg_idx = reg_idx; in i40e_dev_rx_queue_setup()
2181 uint16_t reg_idx, i, base, bsf, tc_mapping; in i40e_dev_tx_queue_setup() local
2192 reg_idx = queue_idx; in i40e_dev_tx_queue_setup()
2201 reg_idx = vsi->base_queue + q_offset; in i40e_dev_tx_queue_setup()
2333 txq->reg_idx = reg_idx; in i40e_dev_tx_queue_setup()
2683 uint16_t pf_q = txq->reg_idx; in i40e_tx_queue_init()
2831 uint16_t pf_q = rxq->reg_idx; in i40e_rx_queue_init()
[all …]
H A Di40e_rxtx.h111 uint16_t reg_idx; /**< RX queue register index */ member
157 uint16_t reg_idx; member
H A Di40e_fdir.c130 err = i40e_clear_lan_rx_queue_context(hw, rxq->reg_idx); in i40e_fdir_rx_queue_init()
135 err = i40e_set_lan_rx_queue_context(hw, rxq->reg_idx, &rx_ctx); in i40e_fdir_rx_queue_init()
H A Di40e_ethdev.c11462 uint32_t reg_idx, arr_idx, arr_idx2, reg_offset; in i40e_get_regs() local
11472 reg_idx = 0; in i40e_get_regs()
11473 while (i40e_regs_adminq[reg_idx].name) { in i40e_get_regs()
11474 reg_info = &i40e_regs_adminq[reg_idx++]; in i40e_get_regs()
11488 reg_idx = 0; in i40e_get_regs()
11489 while (i40e_regs_others[reg_idx].name) { in i40e_get_regs()
11490 reg_info = &i40e_regs_others[reg_idx++]; in i40e_get_regs()
/f-stack/freebsd/contrib/ncsw/Peripherals/FM/MAC/
H A Dfman_dtsec.c398 int reg_idx = (bucket >> 5) & 0xf; in fman_dtsec_set_bucket() local
403 if (reg_idx > 7) in fman_dtsec_set_bucket()
404 reg = &regs->gaddr[reg_idx-8]; in fman_dtsec_set_bucket()
406 reg = &regs->igaddr[reg_idx]; in fman_dtsec_set_bucket()
/f-stack/dpdk/drivers/net/qede/
H A Dqede_debug.c1720 u8 reg_idx, num_attn_regs; in qed_grc_clear_all_prty() local
1732 for (reg_idx = 0; reg_idx < num_attn_regs; reg_idx++) { in qed_grc_clear_all_prty()
1734 &attn_reg_arr[reg_idx]; in qed_grc_clear_all_prty()
2262 u8 storm_id, reg_idx, num_attn_regs; in qed_grc_dump_modified_regs() local
2280 for (reg_idx = 0; reg_idx < num_attn_regs; reg_idx++) { in qed_grc_dump_modified_regs()
2282 &attn_reg_arr[reg_idx]; in qed_grc_dump_modified_regs()
5373 u8 reg_idx, num_attn_regs, num_result_regs = 0; in qed_dbg_read_attn() local
5388 for (reg_idx = 0; reg_idx < num_attn_regs; reg_idx++) { in qed_dbg_read_attn()
5389 const struct dbg_attn_reg *reg_data = &attn_reg_arr[reg_idx]; in qed_dbg_read_attn()
/f-stack/dpdk/drivers/net/qede/base/
H A Decore_attn_values.h14 u16 reg_idx; /* Index of this register in its block */ member