Home
last modified time | relevance | path

Searched refs:ref_clk (Results 1 – 25 of 50) sorted by relevance

12

/f-stack/freebsd/contrib/device-tree/src/arm/
H A Dpicoxcell-pc3x3.dtsi42 ref-clock = <&ref_clk>, "ref";
50 ref-clock = <&ref_clk>, "ref";
58 ref-clock = <&ref_clk>, "ref";
66 ref-clock = <&ref_clk>, "ref";
74 ref-clock = <&ref_clk>, "ref";
82 ref-clock = <&ref_clk>, "ref";
90 ref-clock = <&ref_clk>, "ref";
98 ref-clock = <&ref_clk>, "ref";
106 ref-clock = <&ref_clk>, "ref";
123 ref-clock = <&ref_clk>, "ref";
[all …]
H A Dda850-enbw-cmc.dts34 &ref_clk {
H A Dpicoxcell-pc7302-pc3x2.dts22 ref_clk: clock@1 { label
H A Dpicoxcell-pc7302-pc3x3.dts22 ref_clk: clock@10 { label
H A Dzynq-7000.dtsi216 clock-names = "ref_clk", "pclk";
228 clock-names = "ref_clk", "pclk";
337 clock-names = "ref_clk";
H A Dda850.dtsi82 ref_clk: ref_clk { label
85 clock-output-names = "ref_clk";
138 clocks = <&ref_clk>, <&pll1_sysclk 3>;
703 clocks = <&ref_clk>;
/f-stack/freebsd/contrib/device-tree/Bindings/phy/
H A Damlogic,meson-g12a-usb3-pcie-phy.yaml26 - const: ref_clk
54 clocks = <&ref_clk>;
55 clock-names = "ref_clk";
H A Dsamsung,ufs-phy.yaml36 - const: ref_clk
71 clock-names = "ref_clk", "rx1_symbol_clk",
/f-stack/freebsd/contrib/device-tree/Bindings/clock/
H A Dcs2000-cp.txt8 - clock-names: CLK_IN : clk_in, XTI/REF_CLK : ref_clk
20 clock-names = "clk_in", "ref_clk";
H A Dbaikal,bt1-ccu-div.yaml117 - const: ref_clk
175 clock-names = "ref_clk", "sata_clk", "pcie_clk",
186 clock-names = "ref_clk";
H A Dbaikal,bt1-ccu-pll.yaml102 const: ref_clk
121 clock-names = "ref_clk";
/f-stack/freebsd/contrib/device-tree/Bindings/fpga/
H A Dxilinx-zynq-fpga-mgr.txt8 - clock-names: name for the clock, should be "ref_clk"
17 clock-names = "ref_clk";
/f-stack/freebsd/contrib/device-tree/Bindings/usb/
H A Drockchip,dwc3.txt8 "ref_clk" Controller reference clk, have to be 24 MHz
28 clock-names = "ref_clk", "suspend_clk",
45 clock-names = "ref_clk", "suspend_clk",
H A Ddwc3-xilinx.txt10 "ref_clk" Clock source to core during PHY power down
22 clock-names = "bus_clk" "ref_clk";
/f-stack/freebsd/contrib/device-tree/Bindings/spi/
H A Dspi-zynq-qspi.txt9 - clock-names : List of input clock names - "ref_clk", "pclk"
22 clock-names = "ref_clk", "pclk";
H A Dspi-zynqmp-qspi.txt9 - clock-names : List of input clock names - "ref_clk", "pclk"
19 clock-names = "ref_clk", "pclk";
H A Djcore,spi.txt15 - clocks: If a phandle named "ref_clk" is present, SPI clock speed
33 clock-names = "ref_clk";
H A Dspi-cadence.txt9 - clock-names : List of input clock names - "ref_clk", "pclk"
23 clock-names = "ref_clk", "pclk";
/f-stack/freebsd/contrib/device-tree/Bindings/rtc/
H A Dcdns,rtc.txt12 - ref_clk: reference 1Hz or 100Hz clock, depending on IP configuration
20 clock-names = "pclk", "ref_clk";
/f-stack/freebsd/contrib/device-tree/Bindings/ufs/
H A Dufs-qcom.txt23 order as the clocks property. "ref_clk_src", "ref_clk",
30 - vddp-ref-clk-supply : phandle to UFS device ref_clk pad power supply
47 "ref_clk",
H A Dufs-hisi.txt16 order as the clocks property. "ref_clk", "phy_clk" is optional
37 clock-names = "ref_clk", "phy_clk";
H A Dufshcd-pltfrm.txt40 "ref_clk" indicates reference clock frequency.
43 26 MHz, 38.4 MHz, 52MHz) for reference clock. This "ref_clk" entry is
80 clock-names = "core_clk", "ref_clk", "phy_clk", "iface_clk";
/f-stack/freebsd/contrib/device-tree/Bindings/clock/ti/davinci/
H A Dpll.txt59 clocks = <&ref_clk>, <&pll1_sysclk 3>;
83 clocks = <&ref_clk>;
/f-stack/freebsd/contrib/device-tree/Bindings/iio/impedance-analyzer/
H A Dad5933.txt24 clocks = <&ref_clk>;
/f-stack/dpdk/drivers/raw/ifpga/base/
H A Dopae_i2c.h74 u32 ref_clk:10; member

12