| /f-stack/dpdk/drivers/raw/ifpga/base/ |
| H A D | ifpga_fme_error.c | 14 fme_error0.csr = readq(&fme_err->fme_err); in fme_err_get_errors()
27 fme_first_err.csr = readq(&fme_err->fme_first_err); in fme_err_get_first_error()
40 fme_next_err.csr = readq(&fme_err->fme_next_err); in fme_err_get_next_error()
68 header.csr = readq(&fme_err->header); in fme_err_get_revision()
81 pcie0_err.csr = readq(&fme_err->pcie0_err); in fme_err_get_pcie0_errors()
98 pcie0_err.csr = readq(&fme_err->pcie0_err); in fme_err_set_pcie0_errors()
118 pcie1_err.csr = readq(&fme_err->pcie1_err); in fme_err_get_pcie1_errors()
135 pcie1_err.csr = readq(&fme_err->pcie1_err); in fme_err_set_pcie1_errors()
155 ras_nonfaterr.csr = readq(&fme_err->ras_nonfaterr); in fme_err_get_nonfatal_errors()
260 *val = readq(&fme_err->seu_emr_h); in fme_err_get_seu_emr()
[all …]
|
| H A D | ifpga_port.c | 59 header.csr = readq(&port_hdr->header); in port_get_revision()
74 capability.csr = readq(&port_hdr->capability); in port_get_portidx()
88 control.csr = readq(&port_hdr->control); in port_get_latency_tolerance()
103 status.csr = readq(&port_hdr->status); in port_get_ap1_event()
120 status.csr = readq(&port_hdr->status); in port_set_ap1_event()
137 status.csr = readq(&port_hdr->status); in port_get_ap2_event()
154 status.csr = readq(&port_hdr->status); in port_set_ap2_event()
171 status.csr = readq(&port_hdr->status); in port_get_power_state()
187 *val = readq(&port_hdr->user_clk_freq_cmd0); in port_get_userclk_freqcmd()
215 *val = readq(&port_hdr->user_clk_freq_cmd1); in port_get_userclk_freqcntrcmd()
[all …]
|
| H A D | ifpga_fme_iperf.c | 29 header.csr = readq(&iperf->header); in fme_iperf_get_revision()
42 ctl.csr = readq(&iperf->ch_ctl); in fme_iperf_get_cache_freeze()
58 ctl.csr = readq(&iperf->ch_ctl); in fme_iperf_set_cache_freeze()
81 ctl.csr = readq(&iperf->ch_ctl); in read_cache_counter()
96 ctr0.csr = readq(&iperf->ch_ctr0); in read_cache_counter()
97 ctr1.csr = readq(&iperf->ch_ctr1); in read_cache_counter()
132 ctl.csr = readq(&iperf->vtd_ctl); in fme_iperf_get_vtd_freeze()
149 ctl.csr = readq(&iperf->vtd_ctl); in fme_iperf_set_vtd_freeze()
221 ctl.csr = readq(&iperf->vtd_ctl); in read_iommu_counter()
234 ctr.csr = readq(&iperf->vtd_ctr); in read_iommu_counter()
[all …]
|
| H A D | ifpga_fme_pr.c | 15 fme_pr_status.csr = readq(&fme_pr->ccip_fme_pr_status); in pr_err_handle()
19 err_code = readq(&fme_pr->ccip_fme_pr_err); in pr_err_handle()
48 fme_pr_ctl.csr = readq(&fme_pr->ccip_fme_pr_control); in fme_pr_write_init()
61 fme_pr_ctl.csr = readq(&fme_pr->ccip_fme_pr_control); in fme_pr_write_init()
99 fme_pr_ctl.csr = readq(&fme_pr->ccip_fme_pr_control); in fme_pr_write()
106 fme_pr_status.csr = readq(&fme_pr->ccip_fme_pr_status); in fme_pr_write()
120 fme_pr_status.csr = readq(&fme_pr->ccip_fme_pr_status); in fme_pr_write()
160 fme_pr_ctl.csr = readq(&fme_pr->ccip_fme_pr_control); in fme_pr_write_complete()
254 fme_capability.csr = readq(&fme_hdr->capability); in fme_pr()
335 fme_pr_header.csr = readq(&fme_pr->header); in fme_pr_mgmt_init()
|
| H A D | ifpga_fme.c | 85 header.csr = readq(&fme_hdr->header); in fme_hdr_get_revision()
97 fme_capability.csr = readq(&fme_hdr->capability); in fme_hdr_get_ports_num()
109 fme_capability.csr = readq(&fme_hdr->capability); in fme_hdr_get_cache_size()
121 fme_capability.csr = readq(&fme_hdr->capability); in fme_hdr_get_version()
145 *bitstream_id = readq(&fme_hdr->bitstream_id); in fme_hdr_get_bitstream_id()
219 tmp_threshold.csr = readq(&thermal->threshold); in fme_thermal_set_threshold1()
268 tmp_threshold.csr = readq(&thermal->threshold); in fme_thermal_set_threshold2()
399 header.csr = readq(&fme_thermal->header); in fme_thermal_get_revision()
501 pm_status.csr = readq(&fme_power->status); in fme_pwr_get_consumed()
619 pm_status.csr = readq(&fme_power->status); in fme_pwr_get_rtl()
[all …]
|
| H A D | ifpga_fme_dperf.c | 16 clk.afu_interf_clock = readq(&dperf->clk); in fme_dperf_get_clock()
29 header.csr = readq(&dperf->header); in fme_dperf_get_revision()
42 ctl.csr = readq(&dperf->fab_ctl); in fabric_pobj_is_enabled()
66 ctl.csr = readq(&dperf->fab_ctl); in read_fabric_counter()
79 ctr.csr = readq(&dperf->fab_ctr); in read_fabric_counter()
138 ctl.csr = readq(&dperf->fab_ctl); in fme_dperf_set_fab_port_enable()
159 ctl.csr = readq(&dperf->fab_ctl); in fme_dperf_get_fab_freeze()
176 ctl.csr = readq(&dperf->fab_ctl); in fme_dperf_set_fab_freeze()
|
| H A D | ifpga_enumerate.c | 35 header.csr = readq(start); in feature_revision()
44 header.csr = readq(start); in feature_size()
54 header.csr = readq(start); in feature_id()
172 capability.csr = readq(&port_hdr->capability); in parse_feature_port_uafu()
211 header.csr = readq(&afu_hdr->csr); in parse_feature_afus()
382 header.csr = readq(hdr); in parse_feature_fiu()
399 fiu_header.csr = readq(&fiu_hdr->csr); in parse_feature_fiu()
493 header.csr = readq(hdr); in parse_feature_private()
513 header.csr = readq(hdr); in parse_feature()
548 header.csr = readq(hdr); in parse_feature_list()
[all …]
|
| H A D | ifpga_port_error.c | 14 header.csr = readq(&port_err->header); in port_err_get_revision()
27 error.csr = readq(&port_err->port_error); in port_err_get_errors()
40 first_error.csr = readq(&port_err->port_first_error); in port_err_get_first_error()
55 malreq0.header_lsb = readq(&port_err->malreq0); in port_err_get_first_malformed_req_lsb()
70 malreq1.header_msb = readq(&port_err->malreq1); in port_err_get_first_malformed_req_msb()
|
| H A D | ifpga_feature_dev.c | 30 control.csr = readq(&port_hdr->control); in __fpga_port_enable()
48 control.csr = readq(&port_hdr->control); in __fpga_port_disable()
80 guidl = readq(&port_hdr->afu_header.guid.b[0]); in fpga_get_afu_uuid()
81 guidh = readq(&port_hdr->afu_header.guid.b[8]); in fpga_get_afu_uuid()
135 status.csr = readq(&port_hdr->status); in port_err_clear()
150 mask.csr = readq(&port_err->port_error); in port_err_clear()
155 first.csr = readq(&port_err->port_first_error); in port_err_clear()
177 error.csr = readq(&port_err->port_error); in port_clear_error()
|
| H A D | ifpga_compat.h | 26 #define readq(addr) opae_readq(addr) macro
44 value.csr = readq(_reg_addr); \
|
| /f-stack/freebsd/netgraph/ |
| H A D | ng_device.c | 94 struct ifqueue readq; member
189 mtx_destroy(&priv->readq.ifq_mtx); in ng_device_constructor()
275 IF_LOCK(&priv->readq); in ng_device_rcvdata()
276 if (_IF_QFULL(&priv->readq)) { in ng_device_rcvdata()
277 IF_UNLOCK(&priv->readq); in ng_device_rcvdata()
282 _IF_ENQUEUE(&priv->readq, m); in ng_device_rcvdata()
283 IF_UNLOCK(&priv->readq); in ng_device_rcvdata()
307 IF_DRAIN(&priv->readq); in ng_device_disconnect()
308 mtx_destroy(&(priv)->readq.ifq_mtx); in ng_device_disconnect()
424 IF_DEQUEUE(&priv->readq, m); in ngdread()
[all …]
|
| /f-stack/dpdk/drivers/bus/fslmc/mc/ |
| H A D | fsl_mc_sys.h | 24 #define ioread64(_p) readq(_p)
42 #define readq(c) \ macro
48 #define ioread64(_p) readq(_p)
|
| /f-stack/dpdk/drivers/common/iavf/ |
| H A D | iavf_osdep.h | 99 readq(volatile void *addr) in readq() function
113 #define rd64(a, reg) readq((a)->hw_addr + (reg))
|
| /f-stack/dpdk/drivers/net/enic/base/ |
| H A D | vnic_dev.h | 22 #ifndef readq
23 static inline uint64_t readq(void __iomem *reg) in readq() function
|
| H A D | vnic_dev.c | 349 err = -(int)readq(&devcmd->args[0]); in _vnic_dev_cmd()
362 vdev->args[i] = readq(&devcmd->args[i]); in _vnic_dev_cmd()
|
| /f-stack/dpdk/drivers/net/ice/base/ |
| H A D | ice_osdep.h | 107 readq(volatile void *addr) in readq() function
121 #define rd64(a, reg) readq((a)->hw_addr + (reg))
|
| /f-stack/freebsd/mips/mips/ |
| H A D | bus_space_generic.c | 209 #ifdef readq
210 #define rd64(a) readq((a))
|
| /f-stack/freebsd/mips/include/ |
| H A D | cpufunc.h | 380 #define readq(a) (*(volatile uint64_t *)(a)) macro
|
| /f-stack/freebsd/amd64/include/ |
| H A D | cpufunc.h | 53 #define readq(va) (*(volatile uint64_t *) (va)) macro
|