Home
last modified time | relevance | path

Searched refs:read_cpu_ctrl (Results 1 – 5 of 5) sorted by relevance

/f-stack/freebsd/arm/mv/armada/
H A Dwdt.c218 irq_cause = read_cpu_ctrl(BRIDGE_IRQ_CAUSE); in mv_wdt_enable_armv5()
222 irq_mask = read_cpu_ctrl(BRIDGE_IRQ_MASK); in mv_wdt_enable_armv5()
226 val = read_cpu_ctrl(RSTOUTn_MASK); in mv_wdt_enable_armv5()
240 irq_cause = read_cpu_ctrl(BRIDGE_IRQ_CAUSE); in mv_wdt_enable_armada_38x_xp_helper()
258 irq_cause = read_cpu_ctrl(BRIDGE_IRQ_CAUSE); in mv_wdt_enable_armada_38x()
273 irq_cause = read_cpu_ctrl(BRIDGE_IRQ_CAUSE_ARMADAXP); in mv_wdt_enable_armada_xp()
293 val = read_cpu_ctrl(RSTOUTn_MASK); in mv_wdt_disable_armv5()
297 irq_mask = read_cpu_ctrl(BRIDGE_IRQ_MASK); in mv_wdt_disable_armv5()
301 irq_cause = read_cpu_ctrl(BRIDGE_IRQ_CAUSE); in mv_wdt_disable_armv5()
/f-stack/freebsd/arm/mv/
H A Dtimer.c241 irq_cause = read_cpu_ctrl(sc->config->bridge_irq_cause); in mv_timer_attach()
245 irq_mask = read_cpu_ctrl(BRIDGE_IRQ_MASK); in mv_timer_attach()
276 irq_cause = read_cpu_ctrl(timer_softc->config->bridge_irq_cause); in mv_hardclock()
393 irq_cause = read_cpu_ctrl(timer_softc->config->bridge_irq_cause); in mv_watchdog_enable_armv5()
397 irq_mask = read_cpu_ctrl(BRIDGE_IRQ_MASK); in mv_watchdog_enable_armv5()
401 val = read_cpu_ctrl(RSTOUTn_MASK); in mv_watchdog_enable_armv5()
415 irq_cause = read_cpu_ctrl(timer_softc->config->bridge_irq_cause); in mv_watchdog_enable_armadaxp()
441 val = read_cpu_ctrl(RSTOUTn_MASK); in mv_watchdog_disable_armv5()
445 irq_mask = read_cpu_ctrl(BRIDGE_IRQ_MASK); in mv_watchdog_disable_armv5()
449 irq_cause = read_cpu_ctrl(timer_softc->config->bridge_irq_cause); in mv_watchdog_disable_armv5()
[all …]
H A Dmvvar.h109 uint32_t read_cpu_ctrl(uint32_t);
H A Dmv_common.c245 read_cpu_ctrl_t read_cpu_ctrl; member
502 cpu_pm_ctrl = read_cpu_ctrl(CPU_PM_CTRL); in mv_fdt_pm()
534 read_cpu_ctrl(uint32_t reg) in read_cpu_ctrl() function
537 if (soc_decode_win_spec->read_cpu_ctrl != NULL) in read_cpu_ctrl()
538 return (soc_decode_win_spec->read_cpu_ctrl(reg)); in read_cpu_ctrl()
644 mask &= read_cpu_ctrl(CPU_PM_CTRL); in soc_power_ctrl_get()
789 mode = read_cpu_ctrl(CPU_CONFIG); in soc_identify()
797 mode = read_cpu_ctrl(CPU_L2_CONFIG) & CPU_L2_CONFIG_MODE; in soc_identify()
802 mode = read_cpu_ctrl(CPU_CONTROL); in soc_identify()
H A Dmv_pci.c581 (read_cpu_ctrl(CPU_CONTROL) & CPU_CONTROL_PCIE_DISABLE(unit))) { in mv_pcib_enable()
582 write_cpu_ctrl(CPU_CONTROL, read_cpu_ctrl(CPU_CONTROL) & in mv_pcib_enable()