| /f-stack/dpdk/drivers/baseband/fpga_5gnr_fec/ |
| H A D | rte_fpga_5gnr_fec.c | 395 uint64_t q_idx; in fpga_find_free_queue_idx() local 405 q_idx = 1ULL << i; in fpga_find_free_queue_idx() 407 if (d->q_bound_bit_map & q_idx) in fpga_find_free_queue_idx() 410 d->q_assigned_bit_map |= q_idx; in fpga_find_free_queue_idx() 427 int8_t q_idx; in fpga_queue_setup() local 431 if (q_idx == -1) in fpga_queue_setup() 445 q->q_idx = q_idx; in fpga_queue_setup() 522 queue_id, q_idx); in fpga_queue_setup() 650 if (q != NULL && q->q_idx == q_idx) in get_queue_id() 665 uint64_t q_idx; in fpga_dev_interrupt_handler() local [all …]
|
| H A D | fpga_5gnr_fec.h | 268 uint8_t q_idx; /* Queue index */ member
|
| /f-stack/dpdk/drivers/baseband/fpga_lte_fec/ |
| H A D | fpga_lte_fec.c | 261 uint8_t q_idx; /* Queue index */ member 667 uint64_t q_idx; in fpga_find_free_queue_idx() local 677 q_idx = 1ULL << i; in fpga_find_free_queue_idx() 679 if (d->q_bound_bit_map & q_idx) in fpga_find_free_queue_idx() 699 int8_t q_idx; in fpga_queue_setup() local 703 if (q_idx == -1) in fpga_queue_setup() 717 q->q_idx = q_idx; in fpga_queue_setup() 794 queue_id, q_idx); in fpga_queue_setup() 921 if (q != NULL && q->q_idx == q_idx) in get_queue_id() 936 uint64_t q_idx; in fpga_dev_interrupt_handler() local [all …]
|
| /f-stack/dpdk/drivers/net/fm10k/base/ |
| H A D | fm10k_pf.c | 538 u16 vsi, queue, pc, q_idx; in fm10k_configure_dglort_map_pf() local 555 q_idx = dglort->queue_b; in fm10k_configure_dglort_map_pf() 559 for (queue = 0; queue < queue_count; queue++, q_idx++) { in fm10k_configure_dglort_map_pf() 560 if (q_idx >= FM10K_MAX_QUEUES) in fm10k_configure_dglort_map_pf() 563 FM10K_WRITE_REG(hw, FM10K_TX_SGLORT(q_idx), glort); in fm10k_configure_dglort_map_pf() 564 FM10K_WRITE_REG(hw, FM10K_RX_SGLORT(q_idx), glort); in fm10k_configure_dglort_map_pf() 574 q_idx = pc + dglort->queue_b; in fm10k_configure_dglort_map_pf() 576 if (q_idx >= FM10K_MAX_QUEUES) in fm10k_configure_dglort_map_pf() 579 txqctl = FM10K_READ_REG(hw, FM10K_TXQCTL(q_idx)); in fm10k_configure_dglort_map_pf() 582 FM10K_WRITE_REG(hw, FM10K_TXQCTL(q_idx), txqctl); in fm10k_configure_dglort_map_pf() [all …]
|
| /f-stack/dpdk/drivers/net/igc/ |
| H A D | igc_txrx.c | 899 uint16_t q_idx, reta_idx; in igc_rss_configure() local 901 q_idx = (uint8_t)((dev->data->nb_rx_queues > 1) ? in igc_rss_configure() 904 reta.bytes[reta_idx] = q_idx; in igc_rss_configure() 1015 uint16_t q_idx, reta_idx; in igc_add_rss_filter() local 1019 q_idx = rss->conf.queue[j]; in igc_add_rss_filter() 1021 reta.bytes[reta_idx] = q_idx; in igc_add_rss_filter()
|
| /f-stack/dpdk/drivers/net/e1000/ |
| H A D | igb_rxtx.c | 2086 uint8_t q_idx; in igb_rss_configure() local 2088 q_idx = (uint8_t) ((dev->data->nb_rx_queues > 1) ? in igb_rss_configure() 2090 reta.bytes[i & 3] = (uint8_t) (q_idx << shift); in igb_rss_configure() 2943 uint8_t q_idx; in igb_config_rss_filter() local 2947 q_idx = conf->conf.queue[j]; in igb_config_rss_filter() 2948 reta.bytes[i & 3] = (uint8_t)(q_idx << shift); in igb_config_rss_filter()
|
| /f-stack/dpdk/drivers/net/igc/base/ |
| H A D | igc_defines.h | 1493 #define IGC_VLAPQF_QUEUE_SEL(_n, q_idx) ((q_idx) << ((_n) * 4)) argument
|
| /f-stack/dpdk/drivers/net/i40e/ |
| H A D | i40e_ethdev.h | 1336 int i40e_switch_rx_queue(struct i40e_hw *hw, uint16_t q_idx, bool on); 1337 int i40e_switch_tx_queue(struct i40e_hw *hw, uint16_t q_idx, bool on);
|
| H A D | i40e_ethdev.c | 6297 i40e_switch_tx_queue(struct i40e_hw *hw, uint16_t q_idx, bool on) in i40e_switch_tx_queue() argument 6306 i40e_pre_tx_queue_cfg(hw, q_idx, on); in i40e_switch_tx_queue() 6312 reg = I40E_READ_REG(hw, I40E_QTX_ENA(q_idx)); in i40e_switch_tx_queue() 6323 I40E_WRITE_REG(hw, I40E_QTX_HEAD(q_idx), 0); in i40e_switch_tx_queue() 6331 I40E_WRITE_REG(hw, I40E_QTX_ENA(q_idx), reg); in i40e_switch_tx_queue() 6335 reg = I40E_READ_REG(hw, I40E_QTX_ENA(q_idx)); in i40e_switch_tx_queue() 6349 (on ? "enable" : "disable"), q_idx); in i40e_switch_tx_queue() 6365 reg = I40E_READ_REG(hw, I40E_QRX_ENA(q_idx)); in i40e_switch_rx_queue() 6382 I40E_WRITE_REG(hw, I40E_QRX_ENA(q_idx), reg); in i40e_switch_rx_queue() 6386 reg = I40E_READ_REG(hw, I40E_QRX_ENA(q_idx)); in i40e_switch_rx_queue() [all …]
|
| /f-stack/dpdk/drivers/net/liquidio/ |
| H A D | lio_ethdev.c | 1106 uint8_t q_idx, conf_idx, reta_idx; in lio_dev_rss_configure() local 1108 q_idx = (uint8_t)((eth_dev->data->nb_rx_queues > 1) ? in lio_dev_rss_configure() 1112 reta_conf[conf_idx].reta[reta_idx] = q_idx; in lio_dev_rss_configure()
|
| /f-stack/dpdk/drivers/net/ice/ |
| H A D | ice_rxtx.c | 421 ice_switch_rx_queue(struct ice_hw *hw, uint16_t q_idx, bool on) in ice_switch_rx_queue() argument 427 reg = ICE_READ_REG(hw, QRX_CTRL(q_idx)); in ice_switch_rx_queue() 440 ICE_WRITE_REG(hw, QRX_CTRL(q_idx), reg); in ice_switch_rx_queue() 447 reg = ICE_READ_REG(hw, QRX_CTRL(q_idx)); in ice_switch_rx_queue() 462 (on ? "enable" : "disable"), q_idx); in ice_switch_rx_queue()
|
| /f-stack/dpdk/drivers/baseband/acc100/ |
| H A D | rte_acc100_pmd.c | 825 int16_t q_idx; in acc100_queue_setup() local 915 q_idx = acc100_find_free_queue_idx(dev, conf); in acc100_queue_setup() 916 if (q_idx == -1) { in acc100_queue_setup() 923 q->qgrp_id = (q_idx >> ACC100_GRP_ID_SHIFT) & 0xF; in acc100_queue_setup() 924 q->vf_id = (q_idx >> ACC100_VF_ID_SHIFT) & 0x3F; in acc100_queue_setup() 925 q->aq_id = q_idx & 0xF; in acc100_queue_setup()
|
| /f-stack/dpdk/drivers/net/qede/base/ |
| H A D | ecore_sriov.c | 3164 u16 i, q_idx; in ecore_iov_vp_update_rss_param() local 3201 q_idx = p_rss_tlv->rss_ind_table[i]; in ecore_iov_vp_update_rss_param() 3202 if (!ecore_iov_validate_rxq(p_hwfn, vf, q_idx, in ecore_iov_vp_update_rss_param() 3206 vf->relative_vf_id, q_idx); in ecore_iov_vp_update_rss_param() 3211 p_cid = ecore_iov_get_vf_rx_queue_cid(&vf->vf_queues[q_idx]); in ecore_iov_vp_update_rss_param()
|
| /f-stack/dpdk/drivers/net/ixgbe/ |
| H A D | ixgbe_ethdev.c | 6088 uint32_t q_idx; in ixgbevf_configure_msix() local 6107 for (q_idx = 0; q_idx < dev->data->nb_rx_queues; q_idx++) { in ixgbevf_configure_msix() 6111 ixgbevf_set_ivar_map(hw, 0, q_idx, vector_idx); in ixgbevf_configure_msix() 6112 intr_handle->intr_vec[q_idx] = vector_idx; in ixgbevf_configure_msix()
|
| /f-stack/freebsd/contrib/openzfs/module/zfs/ |
| H A D | dmu_send.c | 1378 enum q_idx { enum
|