Home
last modified time | relevance | path

Searched refs:pin (Results 1 – 25 of 1245) sorted by relevance

12345678910>>...50

/f-stack/freebsd/contrib/device-tree/src/arm/
H A Dsama5d3_lcd.dtsi60 <AT91_PIOA 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD0 pin */
61 AT91_PIOA 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD1 pin */
62 AT91_PIOA 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD2 pin */
63 AT91_PIOA 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD3 pin */
64 AT91_PIOA 4 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD4 pin */
65 AT91_PIOA 5 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD5 pin */
66 AT91_PIOA 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD6 pin */
67 AT91_PIOA 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD7 pin */
68 AT91_PIOA 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD8 pin */
69 AT91_PIOA 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD9 pin */
[all …]
H A Dexynos4412-pinctrl.dtsi3 * Samsung's Exynos4412 SoCs pin-mux and pin-config device tree source
8 * Samsung's Exynos4412 SoCs pin-mux and pin-config optiosn are listed as device
130 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
137 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
144 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
151 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
157 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
158 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
185 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
206 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
[all …]
H A Ds5pv210-pinctrl.dtsi285 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
292 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
299 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
306 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
313 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
320 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
327 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
334 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
340 samsung,pin-pud = <S3C64XX_PIN_PULL_UP>;
341 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
[all …]
H A Dexynos4210-pinctrl.dtsi3 * Samsung's Exynos4210 SoC pin-mux and pin-config device tree source
10 * Samsung's Exynos4210 SoC pin-mux and pin-config optiosn are listed as device
149 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
156 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
163 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
170 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
176 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
204 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
225 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
232 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
[all …]
H A Dexynos5420-pinctrl.dtsi3 * Samsung's Exynos5420 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos5420 SoC pin-mux and pin-config options are listed as device
64 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
71 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
177 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
184 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
191 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
198 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
226 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
233 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
[all …]
H A Dexynos5250-pinctrl.dtsi3 * Samsung's Exynos5250 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos5250 SoC pin-mux and pin-config optiosn are listed as device
204 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
211 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
217 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
224 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
251 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
258 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
272 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
279 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
[all …]
H A Dexynos5260-pinctrl.dtsi3 * Samsung's Exynos5260 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos5260 SoC pin-mux and pin-config options are listed as device
237 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
244 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
281 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
288 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
295 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
302 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
309 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
316 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
[all …]
H A Dexynos3250-pinctrl.dtsi3 * Samsung's Exynos3250 SoCs pin-mux and pin-config device tree source
8 * Samsung's Exynos3250 SoCs pin-mux and pin-config optiosn are listed as device
36 samsung,pin-val = <_val>; \
42 samsung,pin-function = <_sel>; \
115 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
122 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
142 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
156 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
163 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
170 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
[all …]
H A Ds3c64xx-pinctrl.dtsi4 * - pin control-related definitions
8 * Samsung's S3C64xx SoCs pin banks, pin-mux and pin-config options are
137 samsung,pin-pud = <S3C64XX_PIN_PULL_NONE>;
143 samsung,pin-pud = <S3C64XX_PIN_PULL_NONE>;
149 samsung,pin-pud = <S3C64XX_PIN_PULL_NONE>;
203 samsung,pin-pud = <S3C64XX_PIN_PULL_UP>;
210 samsung,pin-pud = <S3C64XX_PIN_PULL_UP>;
216 samsung,pin-pud = <S3C64XX_PIN_PULL_UP>;
228 samsung,pin-pud = <S3C64XX_PIN_PULL_UP>;
264 samsung,pin-pud = <S3C64XX_PIN_PULL_UP>;
[all …]
H A Dat91sam9x5_lcd.dtsi63 <AT91_PIOC 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD0 pin */
64 AT91_PIOC 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD1 pin */
65 AT91_PIOC 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD2 pin */
66 AT91_PIOC 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD3 pin */
67 AT91_PIOC 4 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD4 pin */
68 AT91_PIOC 5 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD5 pin */
69 AT91_PIOC 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD6 pin */
70 AT91_PIOC 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD7 pin */
71 AT91_PIOC 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD8 pin */
72 AT91_PIOC 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD9 pin */
[all …]
H A Dexynos5410-pinctrl.dtsi3 * Exynos5410 SoC pin-mux and pin-config device tree source
311 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
332 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
346 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
353 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
360 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
395 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
402 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
619 samsung,pin-function = <2>;
620 samsung,pin-pud = <0>;
[all …]
/f-stack/freebsd/contrib/device-tree/src/arm64/exynos/
H A Dexynos5433-pinctrl.dtsi3 * Samsung's Exynos5433 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos5433 SoC pin-mux and pin-config options are listed as device
135 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
186 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
193 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
278 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
285 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
292 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
313 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
320 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
[all …]
H A Dexynos7-pinctrl.dtsi3 * Samsung's Exynos7 SoC pin-mux and pin-config device tree source
8 * Samsung's Exynos7 SoC pin-mux and pin-config options are listed as
190 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
191 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
197 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
198 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>;
204 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
232 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
253 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
260 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>;
[all …]
/f-stack/freebsd/arm/mv/
H A Dgpio.c102 int pin; member
419 if (pin < 0 || pin >= sc->pin_num) in mv_gpio_setup_intrhandler()
438 "gpio%d:", pin); in mv_gpio_setup_intrhandler()
504 int i, pin; in mv_gpio_exec_intr_handlers() local
718 sd->pin = pin; in mv_gpio_debounce_start()
728 int pin; in mv_gpio_debounce() local
736 pin = s->pin; in mv_gpio_debounce()
1003 uint32_t reg, pin; in mv_gpio_int_ack() local
1006 pin = s->pin; in mv_gpio_int_ack()
1033 return ((reg_val & GPIO(pin)) ^ (polar_reg_val & GPIO(pin))); in mv_gpio_value_get()
[all …]
H A Da37x0_gpio.c119 if (pin >= sc->sc_npins) in a37x0_gpio_pin_getname()
132 if (pin >= sc->sc_npins) in a37x0_gpio_pin_getcaps()
146 if (pin >= sc->sc_npins) in a37x0_gpio_pin_getflags()
164 if (pin >= sc->sc_npins) in a37x0_gpio_pin_setflags()
169 reg |= A37X0_GPIO_BIT(pin); in a37x0_gpio_pin_setflags()
171 reg &= ~A37X0_GPIO_BIT(pin); in a37x0_gpio_pin_setflags()
184 if (pin >= sc->sc_npins) in a37x0_gpio_pin_get()
204 if (pin >= sc->sc_npins) in a37x0_gpio_pin_set()
209 reg |= A37X0_GPIO_BIT(pin); in a37x0_gpio_pin_set()
224 if (pin >= sc->sc_npins) in a37x0_gpio_pin_toggle()
[all …]
/f-stack/freebsd/arm/xilinx/
H A Dzy7_gpio.c141 if (!VALID_PIN(pin)) in zy7_gpio_pin_getcaps()
154 if (!VALID_PIN(pin)) in zy7_gpio_pin_getname()
174 if (!VALID_PIN(pin)) in zy7_gpio_pin_getflags()
179 if ((RD4(sc, ZY7_GPIO_DIRM(pin >> 5)) & (1 << (pin & 31))) != 0) { in zy7_gpio_pin_getflags()
181 if ((RD4(sc, ZY7_GPIO_OEN(pin >> 5)) & (1 << (pin & 31))) == 0) in zy7_gpio_pin_getflags()
200 if (!VALID_PIN(pin)) in zy7_gpio_pin_setflags()
208 RD4(sc, ZY7_GPIO_DIRM(pin >> 5)) | (1 << (pin & 31))); in zy7_gpio_pin_setflags()
221 RD4(sc, ZY7_GPIO_DIRM(pin >> 5)) & ~(1 << (pin & 31))); in zy7_gpio_pin_setflags()
223 RD4(sc, ZY7_GPIO_OEN(pin >> 5)) & ~(1 << (pin & 31))); in zy7_gpio_pin_setflags()
262 *value = (RD4(sc, ZY7_GPIO_DATA_RO(pin >> 5)) >> (pin & 31)) & 1; in zy7_gpio_pin_get()
[all …]
/f-stack/freebsd/contrib/device-tree/src/arm64/actions/
H A Ds900-bubblegum-96.dts94 "GPIO-A", /* GPIO_0, LSEC pin 23 */
95 "GPIO-B", /* GPIO_1, LSEC pin 24 */
96 "GPIO-C", /* GPIO_2, LSEC pin 25 */
97 "GPIO-D", /* GPIO_3, LSEC pin 26 */
98 "GPIO-E", /* GPIO_4, LSEC pin 27 */
99 "GPIO-F", /* GPIO_5, LSEC pin 28 */
100 "GPIO-G", /* GPIO_6, LSEC pin 29 */
101 "GPIO-H", /* GPIO_7, LSEC pin 30 */
102 "GPIO-I", /* GPIO_8, LSEC pin 31 */
103 "GPIO-J", /* GPIO_9, LSEC pin 32 */
[all …]
/f-stack/freebsd/amd64/vmm/io/
H A Dvioapic.c108 KASSERT(pin >= 0 && pin < REDIR_ENTRIES, in vioapic_send_intr()
139 KASSERT(pin >= 0 && pin < REDIR_ENTRIES, in vioapic_set_pinstate()
154 pin, newcnt); in vioapic_set_pinstate()
250 for (pin = 0; pin < REDIR_ENTRIES; pin++) { in vioapic_update_tmr()
276 int regnum, pin, rshift; in vioapic_read() local
313 int regnum, pin, lshift; in vioapic_write() local
346 pin, vioapic->rtbl[pin].reg); in vioapic_write()
374 "write, acnt %d", pin, vioapic->rtbl[pin].acnt); in vioapic_write()
446 int pin; in vioapic_process_eoi() local
459 for (pin = 0; pin < REDIR_ENTRIES; pin++) { in vioapic_process_eoi()
[all …]
/f-stack/freebsd/arm/allwinner/
H A Daw_gpio.c348 pin = sc->conf->padconf->pins[pin].pin; in aw_gpio_get_function()
369 pin = sc->conf->padconf->pins[pin].pin; in aw_gpio_set_function()
389 pin = sc->conf->padconf->pins[pin].pin; in aw_gpio_get_pud()
409 pin = sc->conf->padconf->pins[pin].pin; in aw_gpio_set_pud()
427 pin = sc->conf->padconf->pins[pin].pin; in aw_gpio_get_drv()
447 pin = sc->conf->padconf->pins[pin].pin; in aw_gpio_set_drv()
627 pin = sc->conf->padconf->pins[pin].pin; in aw_gpio_pin_set_locked()
666 pin = sc->conf->padconf->pins[pin].pin; in aw_gpio_pin_get_locked()
769 pin = sc->conf->padconf->pins[pin].pin; in aw_gpio_pin_toggle()
1166 for (nirqs = 0, pin = 0; pin < sc->conf->padconf->npins; pin++) { in aw_gpio_register_isrcs()
[all …]
/f-stack/freebsd/mips/ingenic/
H A Djz4780_gpio.c139 uint32_t mask = (1u << pin); in jz4780_gpio_pin_set_func()
164 uint32_t mask = (1u << pin); in jz4780_gpio_pin_set_direction()
190 uint32_t mask = (1u << pin); in jz4780_gpio_pin_set_bias()
271 sc->pins[pin].pin_flags |= sc->pins[pin].pin_caps & in jz4780_gpio_pin_probe()
279 sc->pins[pin].pin_flags = sc->pins[pin].pin_caps & in jz4780_gpio_pin_probe()
500 mask = (1u << pin); in jz4780_gpio_pin_set()
521 mask = (1u << pin); in jz4780_gpio_pin_get()
542 mask = (1u << pin); in jz4780_gpio_pin_toggle()
691 mask = 1u << pin->pin_num; in jz4780_gpio_pic_setup_intr()
708 pin->intr_trigger = trig; in jz4780_gpio_pic_setup_intr()
[all …]
/f-stack/freebsd/arm/nvidia/
H A Das3722_gpio.c148 int rv, fnc, pin; in as3722_pinmux_config_node() local
150 for (pin = 0; pin < sc->gpio_npins; pin++) { in as3722_pinmux_config_node()
307 if (pin >= sc->gpio_npins) in as3722_gpio_pin_getcaps()
321 if (pin >= sc->gpio_npins) in as3722_gpio_pin_getname()
338 if (pin >= sc->gpio_npins) in as3722_gpio_pin_getflags()
433 if (pin >= sc->gpio_npins) in as3722_gpio_pin_setflags()
464 if (pin >= sc->gpio_npins) in as3722_gpio_pin_set()
472 rv = RM1(sc, AS3722_GPIO_SIGNAL_OUT, (1 << pin), (tmp << pin)); in as3722_gpio_pin_set()
523 tmp ^= (1 <<pin); in as3722_gpio_pin_toggle()
536 *pin = gpios[0]; in as3722_gpio_map_gpios()
[all …]
/f-stack/freebsd/contrib/device-tree/Bindings/soc/fsl/cpm_qe/qe/
H A Dpincfg.txt4 - pio-map : array of pin configurations. Each pin is defined by 6
8 - pin : pin number in the port.
9 - dir : direction of the pin, should encode as follows:
11 0 = The pin is disabled
12 1 = The pin is an output
13 2 = The pin is an input
14 3 = The pin is I/O
16 - open_drain : indicates the pin is normal or wired-OR:
18 0 = The pin is actively driven as an output
19 1 = The pin is an open-drain driver. As an output, the pin is
[all …]
/f-stack/freebsd/contrib/device-tree/Bindings/sound/
H A Drt5659.txt23 - realtek,dmic1-data-pin
25 1: using IN2N pin as dmic1 data pin
26 2: using GPIO5 pin as dmic1 data pin
27 3: using GPIO9 pin as dmic1 data pin
28 4: using GPIO11 pin as dmic1 data pin
30 - realtek,dmic2-data-pin
32 1: using IN2P pin as dmic2 data pin
33 2: using GPIO6 pin as dmic2 data pin
34 3: using GPIO10 pin as dmic2 data pin
35 4: using GPIO12 pin as dmic2 data pin
[all …]
/f-stack/freebsd/contrib/device-tree/Bindings/pinctrl/
H A Drenesas,pfc-pinctrl.txt16 - "renesas,pfc-r8a7742": for R8A7742 (RZ/G1H) compatible pin-controller.
17 - "renesas,pfc-r8a7743": for R8A7743 (RZ/G1M) compatible pin-controller.
18 - "renesas,pfc-r8a7744": for R8A7744 (RZ/G1N) compatible pin-controller.
59 Each pin configuration node represents a desired configuration for a pin, a
60 pin group, or a list of pins or pin groups. The configuration can include the
61 function to select on those pin(s) and pin configuration parameters (such as
70 pins or pin groups properties) and contain at least a function or one
114 [pin number within the gpio controller]
125 Example 1: SH73A0 (SH-Mobile AG5) pin controller node
127 pfc: pin-controller@e6050000 {
[all …]
H A Dsamsung-pinctrl.txt58 [pin number within the gpio controller]
66 - Pin mux/config groups as child nodes: The pin mux (selecting pin function
75 The child node should contain a list of pin(s) on which a particular pin
84 "[pin bank name]-[pin number within the bank]".
100 - samsung,pin-val: Initial value of pin output buffer.
150 pin-controller is supported).
199 - pinctrl2: pin controller of NFC block,
201 - pinctrl4: pin controller of FF block,
202 - pinctrl5: pin controller of ESE block,
208 Example: A pin-controller node with pin banks:
[all …]

12345678910>>...50