Home
last modified time | relevance | path

Searched refs:i40e_read_rx_ctl (Results 1 – 7 of 7) sorted by relevance

/f-stack/dpdk/drivers/net/i40e/
H A Drte_pmd_i40e.c2720 i40e_read_rx_ctl(hw, I40E_PFQF_HREGION(index)); in i40e_queue_region_pf_flowtype_conf()
3093 i40e_read_rx_ctl(hw, I40E_GLQF_HASH_INSET(1, pctype)); in rte_pmd_i40e_inset_get()
3099 i40e_read_rx_ctl(hw, I40E_GLQF_HASH_MSK(0, pctype)); in rte_pmd_i40e_inset_get()
3101 i40e_read_rx_ctl(hw, I40E_GLQF_HASH_MSK(1, pctype)); in rte_pmd_i40e_inset_get()
3105 i40e_read_rx_ctl(hw, I40E_PRTQF_FD_INSET(pctype, 1)); in rte_pmd_i40e_inset_get()
3108 i40e_read_rx_ctl(hw, I40E_PRTQF_FD_INSET(pctype, 0)); in rte_pmd_i40e_inset_get()
3110 i40e_read_rx_ctl(hw, I40E_GLQF_FD_MSK(0, pctype)); in rte_pmd_i40e_inset_get()
3112 i40e_read_rx_ctl(hw, I40E_GLQF_FD_MSK(1, pctype)); in rte_pmd_i40e_inset_get()
3116 i40e_read_rx_ctl(hw, I40E_PRTQF_FD_FLXINSET(pctype)); in rte_pmd_i40e_inset_get()
3118 i40e_read_rx_ctl(hw, I40E_PRTQF_FD_MSK(pctype, 0)); in rte_pmd_i40e_inset_get()
[all …]
H A Di40e_ethdev_vf.c2665 key_dw[i] = i40e_read_rx_ctl(hw, I40E_VFQF_HKEY(i)); in i40evf_get_rss_key()
2775 hena = (uint64_t)i40e_read_rx_ctl(hw, I40E_VFQF_HENA(0)); in i40evf_dev_rss_hash_update()
2776 hena |= ((uint64_t)i40e_read_rx_ctl(hw, I40E_VFQF_HENA(1))) << 32; in i40evf_dev_rss_hash_update()
2802 hena = (uint64_t)i40e_read_rx_ctl(hw, I40E_VFQF_HENA(0)); in i40evf_dev_rss_hash_conf_get()
2803 hena |= ((uint64_t)i40e_read_rx_ctl(hw, I40E_VFQF_HENA(1))) << 32; in i40evf_dev_rss_hash_conf_get()
H A Di40e_ethdev.c713 ori_reg_val = i40e_read_rx_ctl(hw, reg_addr); in i40e_write_global_rx_ctl()
4412 lut_dw[i] = i40e_read_rx_ctl(hw, reg); in i40e_get_rss_lut()
7659 key_dw[i] = i40e_read_rx_ctl(hw, reg); in i40e_get_rss_key()
7666 key_dw[i] = i40e_read_rx_ctl(hw, reg); in i40e_get_rss_key()
9512 uint32_t reg = i40e_read_rx_ctl(hw, addr); in i40e_check_write_reg()
9518 (uint32_t)i40e_read_rx_ctl(hw, addr)); in i40e_check_write_reg()
9524 uint32_t reg = i40e_read_rx_ctl(hw, addr); in i40e_check_write_global_reg()
9534 (uint32_t)i40e_read_rx_ctl(hw, addr)); in i40e_check_write_global_reg()
11483 i40e_read_rx_ctl(hw, reg_offset); in i40e_get_regs()
12680 reg = i40e_read_rx_ctl(hw, I40E_GLQF_CTL); in i40e_rss_config_hash_function()
[all …]
H A Di40e_fdir.c685 val = i40e_read_rx_ctl(hw, I40E_PFQF_CTL_0); in i40e_fdir_configure()
707 i40e_read_rx_ctl(hw, in i40e_fdir_configure()
1776 pctype = (enum i40e_filter_pctype)i40e_read_rx_ctl( in i40e_flow_add_del_fdir_filter()
H A Di40e_flow.c2279 if (i40e_read_rx_ctl(hw, in i40e_flow_set_fdir_inset()
2289 if (i40e_read_rx_ctl(hw, in i40e_flow_set_fdir_inset()
/f-stack/dpdk/drivers/net/i40e/base/
H A Di40e_prototype.h564 u32 i40e_read_rx_ctl(struct i40e_hw *hw, u32 reg_addr);
H A Di40e_common.c5656 val = i40e_read_rx_ctl(hw, I40E_PFQF_CTL_0); in i40e_set_filter_control()
7329 u32 i40e_read_rx_ctl(struct i40e_hw *hw, u32 reg_addr) in i40e_read_rx_ctl() function