Home
last modified time | relevance | path

Searched refs:has (Results 1 – 25 of 1326) sorted by relevance

12345678910>>...54

/f-stack/dpdk/app/test-pmd/
H A Dmeson.build28 if dpdk_conf.has('RTE_LIB_BITRATESTATS')
31 if dpdk_conf.has('RTE_LIB_PDUMP')
34 if dpdk_conf.has('RTE_LIB_BITRATESTATS')
37 if dpdk_conf.has('RTE_LIB_LATENCYSTATS')
40 if dpdk_conf.has('RTE_CRYPTO_SCHEDULER')
43 if dpdk_conf.has('RTE_NET_BOND')
46 if dpdk_conf.has('RTE_NET_BNXT')
49 if dpdk_conf.has('RTE_NET_I40E')
52 if dpdk_conf.has('RTE_NET_IXGBE')
55 if dpdk_conf.has('RTE_NET_DPAA')
[all …]
/f-stack/freebsd/contrib/device-tree/Bindings/nios2/
H A Dnios2.txt26 - altr,has-mul: Specifies CPU hardware multipy support, should be 1.
27 - altr,has-mmu: Specifies CPU support MMU support, should be 1.
28 - altr,has-initda: Specifies CPU support initda instruction, should be 1.
34 - altr,has-div: Specifies CPU hardware divide support
55 altr,has-div = <1>;
56 altr,has-mul = <1>;
60 altr,has-initda = <1>;
61 altr,has-mmu = <1>;
/f-stack/dpdk/examples/vm_power_manager/
H A Dmeson.build9 if not dpdk_conf.has('RTE_LIB_POWER')
16 if dpdk_conf.has('RTE_NET_BNXT')
20 if dpdk_conf.has('RTE_NET_I40E')
24 if dpdk_conf.has('RTE_NET_IXGBE')
34 if dpdk_conf.has('RTE_ARCH_X86_64')
/f-stack/freebsd/contrib/device-tree/Bindings/crypto/
H A Dfsl-sec2.txt21 bit 1 = set if SEC has the ARC4 EU (AFEU)
22 bit 2 = set if SEC has the DES/3DES EU (DEU)
23 bit 3 = set if SEC has the message digest EU (MDEU/MDEU-A)
24 bit 4 = set if SEC has the random number generator EU (RNG)
25 bit 5 = set if SEC has the public key EU (PKEU)
26 bit 6 = set if SEC has the AES EU (AESU)
27 bit 7 = set if SEC has the Kasumi EU (KEU)
28 bit 8 = set if SEC has the CRC EU (CRCU)
29 bit 11 = set if SEC has the message digest EU extended alg set (MDEU-B)
/f-stack/freebsd/contrib/openzfs/config/
H A Dkernel-rwsem.m416 AC_MSG_CHECKING([whether struct rw_semaphore has member activity])
20 [struct rw_semaphore has member activity])
42 [whether struct rw_semaphore has atomic_long_t member count])
46 [struct rw_semaphore has atomic_long_t member count])
/f-stack/freebsd/contrib/device-tree/Bindings/phy/
H A Dbrcm,brcmstb-usb-phy.txt44 - brcm,has-xhci: Boolean indicating the phy has an XHCI phy.
45 - brcm,has-eohci: Boolean indicating the phy has an EHCI/OHCI phy.
58 brcm,has-xhci;
59 brcm,has-eohci;
82 brcm,has-xhci;
/f-stack/dpdk/app/test-bbdev/
H A Dmeson.build9 if dpdk_conf.has('RTE_BASEBAND_FPGA_LTE_FEC')
12 if dpdk_conf.has('RTE_BASEBAND_FPGA_5GNR_FEC')
15 if dpdk_conf.has('RTE_BASEBAND_ACC100')
/f-stack/freebsd/contrib/device-tree/Bindings/hwmon/
H A Dlm87.txt10 - has-temp3: This configures pins 18 and 19 to be used as a second
14 - has-in6: When set, pin 5 is configured to be used as voltage input
17 - has-in7: When set, pin 6 is configured to be used as voltage input
28 has-temp3;
/f-stack/freebsd/contrib/device-tree/Bindings/i2c/
H A Dnvidia,tegra20-i2c.txt10 nvidia,tegra20-i2c-dvc: Tegra20 has specific I2C controller called as DVC I2C
15 nvidia,tegra20-i2c: Tegra20 has 4 generic I2C controller. This can support
19 nvidia,tegra30-i2c: Tegra30 has 5 generic I2C controller. This controller is
26 nvidia,tegra114-i2c: Tegra114 has 5 generic I2C controller. This controller is
29 - Tegra30/Tegra20 I2C controller has 2 clock source called div-clk and
30 fast-clk. Tegra114 has only one clock source called as div-clk and
32 - Tegra30/Tegra20 I2C controller has enabled per packet transfer by
33 default and there is no way to disable it. Tegra114 has this
38 nvidia,tegra210-i2c-vi: Tegra210 has one I2C controller that is on host1x bus
/f-stack/freebsd/contrib/device-tree/Bindings/serial/
H A Dsirf-uart.txt12 - uart-has-rtscts: we have hardware flow controller pins in hardware
13 - rts-gpios: RTS pin for USP-based UART if uart-has-rtscts is true
14 - cts-gpios: CTS pin for USP-based UART if uart-has-rtscts is true
31 uart-has-rtscts;
/f-stack/tools/libxo/tests/xo/saved/
H A Dxo_02.T.out12 Machine red has 55
13 Machine green has 55
14 Machine blue has 55
/f-stack/dpdk/app/test/
H A Dmeson.build343 if dpdk_conf.has('RTE_MEMPOOL_RING')
346 if dpdk_conf.has('RTE_MEMPOOL_STACK')
349 if dpdk_conf.has('RTE_EVENT_SKELETON')
352 if dpdk_conf.has('RTE_LIB_TELEMETRY')
359 if dpdk_conf.has('RTE_NET_BOND')
363 if dpdk_conf.has('RTE_NET_RING')
368 if dpdk_conf.has('RTE_NET_RING')
385 if dpdk_conf.has('RTE_LIB_POWER')
388 if dpdk_conf.has('RTE_LIB_KNI')
391 if dpdk_conf.has('RTE_LIB_PDUMP')
[all …]
/f-stack/freebsd/contrib/device-tree/Bindings/input/touchscreen/
H A Dad7879.txt18 This property has to be a '/bits/ 8' value
23 This property has to be a '/bits/ 8' value
28 This property has to be a '/bits/ 8' value
33 This property has to be a '/bits/ 8' value
36 This property has to be a '/bits/ 8' value
/f-stack/freebsd/contrib/device-tree/Bindings/net/
H A Daltera_tse.txt28 - altr,has-supplementary-unicast:
31 - altr,has-hash-multicast-filter:
35 - mdio device tree subnode: When the TSE has a phy connected to its local
72 altr,has-supplementary-unicast;
73 altr,has-hash-multicast-filter;
110 altr,has-supplementary-unicast;
111 altr,has-hash-multicast-filter;
/f-stack/freebsd/contrib/device-tree/Bindings/display/connector/
H A Ddvi-connector.txt10 - analog: the connector has DVI analog pins
11 - digital: the connector has DVI digital pins
12 - dual-link: the connector has pins for DVI dual-link
H A Ddvi-connector.yaml28 description: the connector has DVI analog pins
32 description: the connector has DVI digital pins
36 description: the connector has pins for DVI dual-link
/f-stack/freebsd/contrib/libsodium/
H A DChangeLog97 compiler. This has been fixed.
145 - Compatibility with gcc 2.x has been restored.
164 on some platforms. This has been fixed.
262 - Support for AES256-GCM has been added. This requires
268 - Support for NaCl has finally been added.
285 - crypto_stream_xsalsa20_ic() has been added.
314 libsodium is not installed, has been added.
336 - The test suite has been extended.
431 - crypto_auth_hmac_sha512() has been implemented.
435 - crypto_verify_64() has been implemented.
[all …]
/f-stack/dpdk/examples/performance-thread/pthread_shim/
H A Dmeson.build9 build = dpdk_conf.has('RTE_ARCH_X86_64') or dpdk_conf.has('RTE_ARCH_ARM64')
18 if dpdk_conf.has('RTE_ARCH_ARM64')
/f-stack/freebsd/contrib/device-tree/Bindings/clock/
H A Dqca,ath79-pll.txt6 - compatible: has to be "qca,<soctype>-pll" and one of the following
15 - clock-names: Name of the input clock, has to be "ref"
17 - #clock-cells: has to be one
H A Dbrcm,bcm53573-ilp.txt10 ILP's rate has to be calculated on runtime and it depends on ALP clock
11 which has to be referenced.
19 - clocks: has to reference an ALP clock
/f-stack/dpdk/drivers/net/mlx5/
H A Dmeson.build34 if (dpdk_conf.has('RTE_ARCH_X86_64')
35 or dpdk_conf.has('RTE_ARCH_ARM64')
36 or dpdk_conf.has('RTE_ARCH_PPC_64'))
/f-stack/freebsd/contrib/device-tree/Bindings/scsi/
H A Dhisilicon-sas.txt26 Phy interrupts : Each phy has 3 interrupt sources:
32 Completion queue interrupts : each completion queue has 1
43 Phy interrupts : Each controller has 2 phy interrupts:
46 Sata interrupts : Each phy on the controller has 1 Sata
49 Completion queue interrupts : each completion queue has 1
54 - hip06-sas-v2-quirk-amt : when set, indicates that the v2 controller has the
/f-stack/freebsd/contrib/device-tree/src/nios2/
H A D10m50_devboard.dts26 altr,has-div = <1>;
27 altr,has-initda = <1>;
28 altr,has-mmu = <1>;
29 altr,has-mul = <1>;
102 altr,has-supplementary-unicast;
104 altr,has-hash-multicast-filter;
/f-stack/freebsd/contrib/device-tree/Bindings/media/i2c/
H A Dadv7604.txt4 HDMI receiver. The ADV7604 has four multiplexed HDMI inputs and one analog
5 input, and the ADV7611 has one HDMI input and no analog input. The 7612 is
6 similar to the 7611 but has 2 HDMI inputs.
17 The ADV76xx has up to thirteen 256-byte maps that can be accessed via the
18 main I2C ports. Each map has it own I2C address and acts as a standard
/f-stack/freebsd/contrib/device-tree/Bindings/iommu/
H A Dsamsung,sysmmu.yaml19 permissions, shareability and security protection. In addition, System MMU has
29 MFC in all Exynos SoCs and FIMD, M2M Scalers and G2D in Exynos5420 has 2 System
31 * MFC has one System MMU on its left and right bus.
32 * FIMD in Exynos5420 has one System MMU for window 0 and 4, the other system MMU
34 * M2M Scalers and G2D in Exynos5420 has one System MMU on the read channel and

12345678910>>...54