Home
last modified time | relevance | path

Searched refs:dma (Results 1 – 25 of 855) sorted by relevance

12345678910>>...35

/f-stack/freebsd/contrib/device-tree/Bindings/powerpc/fsl/
H A Ddma.txt29 dma@82a8 {
32 compatible = "fsl,mpc8349-dma", "fsl,elo-dma";
38 dma-channel@0 {
39 compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
45 dma-channel@80 {
46 compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
53 compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
60 compatible = "fsl,mpc8349-dma-channel", "fsl,elo-dma-channel";
91 dma@21300 {
94 compatible = "fsl,mpc8540-dma", "fsl,eloplus-dma";
[all …]
/f-stack/freebsd/contrib/device-tree/Bindings/usb/
H A Dux500-usb.txt11 - dmas : A list of dma channels;
25 dmas = <&dma 38 0 0x2>, /* Logical - DevToMem */
26 <&dma 38 0 0x0>, /* Logical - MemToDev */
27 <&dma 37 0 0x2>, /* Logical - DevToMem */
28 <&dma 37 0 0x0>, /* Logical - MemToDev */
29 <&dma 36 0 0x2>, /* Logical - DevToMem */
30 <&dma 36 0 0x0>, /* Logical - MemToDev */
31 <&dma 19 0 0x2>, /* Logical - DevToMem */
32 <&dma 19 0 0x0>, /* Logical - MemToDev */
33 <&dma 18 0 0x2>, /* Logical - DevToMem */
[all …]
/f-stack/freebsd/contrib/device-tree/Bindings/dma/
H A Dowl-dma.yaml4 $id: http://devicetree.org/schemas/dma/owl-dma.yaml#
23 - actions,s900-dma
24 - actions,s700-dma
35 "#dma-cells":
38 dma-channels:
41 dma-requests:
56 - "#dma-cells"
57 - dma-channels
58 - dma-requests
66 dma: dma-controller@e0260000 {
[all …]
H A Darm-pl330.txt13 - dma-coherent : Present if dma operations are coherent
14 - #dma-cells: must be <1>. used to represent the number of integer
22 - reset-names: must contain at least "dma", and optional is "dma-ocp".
30 #dma-cells = <1>;
31 #dma-channels = <8>;
32 #dma-requests = <32>;
39 [property name] = <[phandle of the dma controller] [dma request id]>;
40 [property name] = <[dma channel name]>
42 where 'dma request id' is the dma request number which is connected
44 as required by the generic dma device tree binding helpers. The dma
[all …]
H A Dallwinner,sun50i-a64-dma.yaml4 $id: http://devicetree.org/schemas/dma/allwinner,sun50i-a64-dma.yaml#
14 - $ref: "dma-controller.yaml#"
17 "#dma-cells":
23 - allwinner,sun50i-a64-dma
24 - allwinner,sun50i-h6-dma
45 - "#dma-cells"
51 - dma-channels
75 dma: dma-controller@1c02000 {
80 dma-channels = <8>;
81 dma-requests = <27>;
[all …]
H A Dowl-dma.txt3 This binding follows the generic DMA bindings defined in dma.txt.
6 - compatible: Should be "actions,s900-dma".
11 - dma-channels: Physical channels supported.
13 Refer to Documentation/devicetree/bindings/dma/dma.txt
19 dma: dma-controller@e0260000 {
20 compatible = "actions,s900-dma";
26 #dma-cells = <1>;
27 dma-channels = <12>;
28 dma-requests = <46>;
44 dma-names = "tx", "rx";
[all …]
H A Dallwinner,sun6i-a31-dma.yaml4 $id: http://devicetree.org/schemas/dma/allwinner,sun6i-a31-dma.yaml#
14 - $ref: "dma-controller.yaml#"
17 "#dma-cells":
23 - const: allwinner,sun6i-a31-dma
24 - const: allwinner,sun8i-a23-dma
25 - const: allwinner,sun8i-a83t-dma
26 - const: allwinner,sun8i-h3-dma
27 - const: allwinner,sun8i-v3s-dma
42 - "#dma-cells"
53 dma: dma-controller@1c02000 {
[all …]
H A Dti-dma-crossbar.txt7 - #dma-cells: Should be set to to match with the DMA controller's dma-cells
34 sdma: dma-controller@4a056000 {
41 #dma-cells = <1>;
42 dma-channels = <32>;
43 dma-requests = <127>;
47 sdma_xbar: dma-router@4a002b78 {
50 #dma-cells = <1>;
51 dma-requests = <205>;
52 ti,dma-safe-map = <0>;
55 dma-masters = <&sdma>;
[all …]
H A Dzxdma.txt4 - compatible: Should be "zte,zx296702-dma"
7 - #dma-cells: see dma.txt, should be 1, para number
8 - dma-channels: physical channels supported
9 - dma-requests: virtual channels supported, each virtual channel
16 dma: dma-controller@09c00000{
17 compatible = "zte,zx296702-dma";
21 #dma-cells = <1>;
22 dma-channels = <24>;
23 dma-requests = <24>;
36 dmas = <&dma 4>;
[all …]
H A Dk3dma.txt3 See dma.txt first
7 - "hisilicon,k3-dma-1.0"
11 - #dma-cells: see dma.txt, should be 1, para number
12 - dma-channels: physical channels supported
20 dma0: dma@fcd02000 {
21 compatible = "hisilicon,k3-dma-1.0";
23 #dma-cells = <1>;
24 dma-channels = <16>;
25 dma-requests = <27>;
38 dma-names = "rx", "tx";
[all …]
H A Ddma-router.yaml4 $id: http://devicetree.org/schemas/dma/dma-router.yaml#
13 - $ref: "dma-common.yaml#"
23 pattern: "^dma-router(@.*)?$"
25 dma-masters:
31 dma-requests:
36 - "#dma-cells"
37 - dma-masters
44 #dma-cells = <1>;
45 dma-requests = <205>;
46 ti,dma-safe-map = <0>;
[all …]
H A Dfsl-imx-dma.txt4 DMA request bindings as described in dma/dma.txt .
9 - compatible : Should be "fsl,<chip>-dma". chip can be imx1, imx21 or imx27
13 - #dma-cells : Has to be 1. imx-dma does not support anything else.
16 - #dma-channels : Number of DMA channels supported. Should be 16.
17 - #dma-requests : Number of DMA requests supported.
21 dma: dma@10001000 {
22 compatible = "fsl,imx27-dma";
25 #dma-cells = <1>;
26 #dma-channels = <16>;
45 dmas = <&dma 7>;
[all …]
H A Dbrcm,bcm2835-dma.txt11 - compatible: Should be "brcm,bcm2835-dma".
18 that is shared by all dma channels.
27 dma: dma@7e007000 {
28 compatible = "brcm,bcm2835-dma";
41 /* dma channel 11-14 share one irq */
63 "dma-shared-all";
65 #dma-cells = <1>;
66 brcm,dma-channel-mask = <0x7f35>;
80 dmas = <&dma 2>,
81 <&dma 3>;
[all …]
H A Ddma-controller.yaml4 $id: http://devicetree.org/schemas/dma/dma-controller.yaml#
13 - $ref: "dma-common.yaml#"
18 pattern: "^dma-controller(@.*)?$"
22 dma: dma-controller@48000000 {
29 #dma-cells = <1>;
30 dma-channels = <32>;
31 dma-requests = <127>;
32 dma-channel-mask = <0xfffe>;
H A Dfsl-mxs-dma.txt4 - compatible : Should be "fsl,<chip>-dma-apbh" or "fsl,<chip>-dma-apbx"
19 dma_apbh: dma-apbh@80004000 {
20 compatible = "fsl,imx28-dma-apbh";
30 #dma-cells = <1>;
31 dma-channels = <16>;
34 dma_apbx: dma-apbx@80024000 {
35 compatible = "fsl,imx28-dma-apbx";
45 #dma-cells = <1>;
46 dma-channels = <16>;
50 described in the dma.txt file.
[all …]
H A Dlpc1850-dmamux.txt6 - #dma-cells: Should be set to <3>.
7 * 1st cell contain the master dma request signal
19 dmac: dma@40002000 {
26 #dma-cells = <2>;
27 dma-channels = <8>;
28 dma-requests = <16>;
37 dmamux: dma-mux {
39 #dma-cells = <3>;
40 dma-requests = <64>;
41 dma-masters = <&dmac>;
[all …]
H A Dmoxa,moxart-dma.txt3 See dma.txt first
7 - compatible : Must be "moxa,moxart-dma"
11 - #dma-cells : Should be 1, a single cell holding a line request number
15 dma: dma@90500000 {
16 compatible = "moxa,moxart-dma";
19 #dma-cells = <1>;
26 described in the dma.txt file, using a two-cell specifier for each channel:
34 Use specific request line passing from dma
42 dmas = <&dma 5>,
43 <&dma 5>;
[all …]
H A Drenesas,nbpfaxi.txt17 - #dma-cells: must be 2: the first integer is a terminal number, to which this
35 You can use dma-channels and dma-requests as described in dma.txt, although they
40 dma: dma-controller@48000000 {
51 #dma-cells = <2>;
52 dma-channels = <8>;
53 dma-requests = <8>;
60 dmas and dma-names are required, as described in dma.txt.
64 #include <dt-bindings/dma/nbpfaxi.h>
67 dmas = <&dma 0 (NBPF_SLAVE_RQ_HIGH | NBPF_SLAVE_RQ_LEVEL)
68 &dma 1 (NBPF_SLAVE_RQ_HIGH | NBPF_SLAVE_RQ_LEVEL)>;
[all …]
H A Dingenic,dma.yaml4 $id: http://devicetree.org/schemas/dma/ingenic,dma.yaml#
13 - $ref: "dma-controller.yaml#"
18 - ingenic,jz4740-dma
19 - ingenic,jz4725b-dma
20 - ingenic,jz4770-dma
21 - ingenic,jz4780-dma
22 - ingenic,x1000-dma
23 - ingenic,x1830-dma
36 "#dma-cells":
68 dma: dma-controller@13420000 {
[all …]
H A Dmtk-uart-apdma.txt5 * "mediatek,mt2712-uart-dma" for MT2712 compatible APDMA
6 * "mediatek,mt6577-uart-dma" for MT6577 and all of the above
11 One interrupt per dma-requests, or 8 if no dma-requests property is present
13 - dma-requests: The number of DMA channels
19 - mediatek,dma-33bits: Present if the DMA requires support
23 apdma: dma-controller@11000400 {
24 compatible = "mediatek,mt2712-uart-dma",
25 "mediatek,mt6577-uart-dma";
50 dma-requests = <12>;
53 mediatek,dma-33bits;
[all …]
H A Dallwinner,sun4i-a10-dma.yaml4 $id: http://devicetree.org/schemas/dma/allwinner,sun4i-a10-dma.yaml#
14 - $ref: "dma-controller.yaml#"
17 "#dma-cells":
25 const: allwinner,sun4i-a10-dma
37 - "#dma-cells"
47 dma: dma-controller@1c02000 {
48 compatible = "allwinner,sun4i-a10-dma";
52 #dma-cells = <2>;
/f-stack/freebsd/contrib/device-tree/Bindings/serial/
H A Dmrvl,pxa-ssp.txt27 dmas = <&dma 13
28 &dma 14>;
29 dma-names = "rx", "tx";
38 dmas = <&dma 15
39 &dma 16>;
40 dma-names = "rx", "tx";
49 dmas = <&dma 66
50 &dma 67>;
51 dma-names = "rx", "tx";
60 dmas = <&dma 2
[all …]
/f-stack/freebsd/contrib/device-tree/src/powerpc/fsl/
H A Delo3-dma-2.dtsi35 dma2: dma@102300 {
38 compatible = "fsl,elo3-dma";
42 dma-channel@0 {
43 compatible = "fsl,eloplus-dma-channel";
47 dma-channel@80 {
52 dma-channel@100 {
57 dma-channel@180 {
62 dma-channel@300 {
67 dma-channel@380 {
72 dma-channel@400 {
[all …]
H A Delo3-dma-0.dtsi35 dma0: dma@100300 {
38 compatible = "fsl,elo3-dma";
42 dma-channel@0 {
43 compatible = "fsl,eloplus-dma-channel";
47 dma-channel@80 {
52 dma-channel@100 {
57 dma-channel@180 {
62 dma-channel@300 {
67 dma-channel@380 {
72 dma-channel@400 {
[all …]
H A Delo3-dma-1.dtsi35 dma1: dma@101300 {
38 compatible = "fsl,elo3-dma";
42 dma-channel@0 {
43 compatible = "fsl,eloplus-dma-channel";
47 dma-channel@80 {
52 dma-channel@100 {
57 dma-channel@180 {
62 dma-channel@300 {
67 dma-channel@380 {
72 dma-channel@400 {
[all …]

12345678910>>...35